Turbo Chameleon 64

VGA, turbo, freezer and memory expansion for the Commodore-64

The Programmers Manual

Peter Wendrich pwsoft@syntiac.com

June 6, 2011

Draft version!

Contents

1	Intr	oducing the Chameleon core	3
	1.1	Turbo Chameleon Cartridge for the C64	3
	1.2	Standalone Mode	3
	1.3	Chameleon core for the C-One Reconfigurable Computer	3
2	Con	afiguration Mode	3
	2.1	Detecting a Chameleon	3
	2.2	Activating Configuration Mode	4
	2.3	Reconfigure the FPGA core	4
	2.4	Force menu mode	4
	2.5	Force reset from software	4
3	Mer	mory	4
	3.1	Allocated memory ranges	5
		3.1.1 32 MByte Layout	5
	3.2	MMU Registers	5
	3.3	Memory Overlays (6510 CPU)	7
4	But	tons	7
	4.1	Buttons Configuration Register	8
5	VG.	A Output	8
	5.1	VGA Resolution and Sync Registers	9
	5.2	Example settings for standard VGA modes	9
	5.3		10
	5.4	Palette Registers	12
	5.5		12
6	VG.	A Status Lines	12
	6.1	VGA Status Configuration Register	13
7	Car	tridge Emulation	13
	7.1	~	14
	7.2		14
	7.3	•	14
	7.4		15
			15

	7.5	RAM expansions	15
		7.5.1 REU (Ram Expansion Unit) 1700, 1750, 1764 registers	16
		7.5.2 geoRAM registers	16
	7.6	Action Replay / RetroReplay	17
	7.7	KCS Power Cartridge	18
	7.8	Final Cartridge 3	18
		7.8.1 Final Cartridge 3 registers	19
	7.9	Simons Basic	19
		Ocean type 1	19
		The Expert Cartridge	19
		Fun Play	20
		Super Games	20
		•	
		Game System (GS), System 3	20
		WarpSpeed	20
		Dinamic	20
		Zaxxon and Super Zaxxon	21
		Magic Desk	21
		Super Snapshot 5	21
		Comal-80	21
	7.21	Configuration registers	22
	7.22	Cartridge stacks and combinations	23
8	Men		2 3
	8.1	Entering menu mode	23
	8.2	Programming for menu mode	23
	8.3	VIC-II memory access in menu mode	23
	8.4	Differences between Menu and Configuration modes	24
	8.5	Extra 256 bytes of ROM or RAM	24
	8.6	Leaving menu mode	24
		8.6.1 Leaving menu mode with RTI	24
		8.6.2 Leaving menu mode with reset	24
	8.7	Limitations	24
9	CPU		25
	9.1	Turbo Configuration Register	25
10			25
		Drive Memory Map	26
	10.2	Disk track layout	26
	10.3	Drive Configuration Registers	26
11	SID	Emulation	2 6
10	TT_!_		20
14			26
	12.1	SID Configuration Register	27
12	VIC	5-II Emulation	27
тЭ		Commodore 128 Incompatibility	27
		Framebuffer	28
	13.3	VIC-II Emulation Registers	28
14	Usir	ng the Onboard Flash Memory	28
15	Usin	ng the RTC (Real Time Clock) Chip	2 8
16	PS/	2 Keyboard connector	28
_ •	16.1	PS/2 Keyboard layout	29
	,	2 Mouse connector Emulation Behavior	29

30

1 Introducing the Chameleon core

The Turbo Chameleon FPGA core can run in a few different configurations and so can be used in various ways. The Chameleon cartridge itself can also run other FPGA images (that can provide other machine emulations). This documentation however only covers the C64 mode of the cartridge.

1.1 Turbo Chameleon Cartridge for the C64

This is the main purpose of the core and also where the name 'Chameleon' is comming from. As it is capable of emulating various cartridges and peripherals in a way that is invisible to the software. Most of the functions of the original C64 hardware is taken over by an enhanced emulation in the cartridge. This gives access to all data and address lines, but also internal registers and various control signals normally not accessable on the cartridge port. The CPU can be made to run faster, memory is expanded and various cartridges can be mapped into the address space without changing anything to the main machine.

1.2 Standalone Mode

1.3 Chameleon core for the C-One Reconfigurable Computer

Both the Chameleon cartrigde and the C-One extender board are based on the same type of FPGA. Therefore it made sense to release a Chameleon core for the C-One with extender board. The C-One version of Chameleon behaves like the standalone mode of the Chameleon Cartridge. Because the hardware is different there are some small differences between the two cores. The most important difference are in the amount of memory available and the layout of the memory map.

2 Configuration Mode

Configuration mode is where the required functionality is selected and additional reigsters and extensions are switched on. The configuration registers are located at $53488 \text{ (D0F0}_h\text{)}$ to $53503 \text{ (D0FF}_h\text{)}$. It is recommended to deactivate configuration mode after the required setting have been made, as some programs could overwrite these registers by accident.

2.1 Detecting a Chameleon

Because the Chameleon can emulate a variety of cartridges and even combinations of those, the normal cartridge type detection method by probing DExx_h or DFxx_h fails to reliably detect it. However if the Chameleon is active, a few extra registers are visible in one of the VIC-II mirror areas. Reading at address 53502 ($\mathrm{D0FE}_h$) on a stock machine always results in 255 (FF_h). On the Chameleon the value can be unequal to 255 (FF_h) if the configuration mode is active. Use the following sequence to reliably detect the presence of the Chameleon: Read and backup the current value at 53502 ($\mathrm{D0FE}_h$). Write 42 ($\mathrm{2A}_h$) at 53502 ($\mathrm{D0FE}_h$) and read at the same location. The value represents the FPGA core version. If the backuped value was 255 (FF_h) store it into 53502 ($\mathrm{D0FE}_h$) to restore previous mode.

Core	version number	Configuraion or Mode
1	01_h	C64 with Chameleon cartridge present
161	$A1_h$	Chameleon running in standalone mode (C64 emulation)
193	$C1_h$	Chameleon core for the C-One reconfigurable computer
255	FF_h	C64 without Chameleon

2.2 Activating Configuration Mode

To enter configuration mode and make the setup registers available write the value $42~(2A_h)$ in memory location $53502~(D0FE_h)$. To disable the configuration registers write $255~(FF_h)$ at this location. Any value written to either $53501~(D0FD_h)$ or $53503~(D0FF_h)$ also leaves configuration mode. Activation of configuration mode is very unlikely to happen by accident as sequencial writes will never or only briefly activate the registers. During configuration mode the extra registers are visible from $53488~(D0F0_h)$ to $53503~(D0FF_h)$. With these registers other memory areas can be configured and additional registers mapped into the CPU address space.

2.3 Reconfigure the FPGA core

The onboard flash has room for upto sixteen FPGA cores. On power-up the core in the first slot (slot 0) is loaded into the FPGA. This core is the Chameleon core and provides the functions for use as expansion cartridge and for standalone emulation of a Commodore 64. Other cores can be loaded however by writing a new slot number into the configuration register at 53502 (D0FE_h) or'ed with 16.

To reconfigure the FPGA first enter configuration mode by writing $42 (2A_h)$ at $53502 (D0FE_h)$ followed by a write of the slot number (0-15) or'ed with 16. So 16 (10_h) reloads the Chameleon core, while values 17 to 31 $(11_h \text{ to } 1F_h)$ load other cores from the other slots in the onboard Flash. For more information about cores and the flash filesystem refer to the "Core Developers Manual".

2.4 Force menu mode

While configuration mode is active, writing $32 (20_h)$ at $53502 (D0FE_h)$ enables menu mode. Refer to chapter 8 for more information about this mode. As almost all RAM and ROM can change on the switch to menu mode, the program performing the switch should be running in the memory area from $C000_h$ to $DFFF_h$.

2.5 Force reset from software

To force a reset from software write the value $165 \text{ (A5}_h)$ into the register at $53502 \text{ (D0FE}_h)$. Alternatively the value of $166 \text{ (A6}_h)$ can be used that not only performs a reset, but also disables configuration mode. Both values only work if either configuration or menu mode is active.

3 Memory

The Chameleon Cartridge brings its own memory. The internal memory of the C64 is not used except for the color ram. Because the CPU and VIC-II chip can only access 64 Kbyte at a time, a few tricks are required to address more. There are different methods implemented, so the best one can be choosen for each purpose.

By far the fastest method to move large amount of data around in a compatible way is using the REU emulation. The REU is a DMA engine that can copy or compare blocks of data at a speed of 1 Mbyte per second.

A MMU is provided to allows splitting the C64 memory into sixteen segments (banks) of 4 Kbyte each. Each of these 4 Kbyte pages can be placed at any byte offset in memory. There are additional MMU slots for specifing the location of ROMs. This gives support for ROM replacements, emulation of various freezer cartridges and can even be used to implement multitasking.

The CPU is not the only device using memory. The REU emulation was already mentioned, which can use upto 16 Mbyte of storage space. The drive emulation needs memory for the disk images and a bit of work memory. Also the VGA video port uses quite a bit of memory for the framebuffer.

3.1 Allocated memory ranges

3.1.1 32 MByte Layout

This is the memory layout used by the Turbo Chameleon Cartridge both as cartridge and in standalone mode. The area 0100000_h to $019FFFF_h$ is read from onboard Flash-ROM during startup (640 KByte total) by bootloader code inside the FPGA. After loading from Flash-ROM, the Chameleon is switched to either menu-mode or standard C64 mode depending on the status of the arrow-left key.

The MMU blocks 00_h to $0F_h$ are mapped to memory from $000\ 0000_h$ to $000\ FFFF_h$. MMU block $1F_h(\text{Kernal ROM})$ is mapped to $010\ E000_h$ and $1E_h(\text{BASIC ROM})$ is mapped to $010\ A000_h$. MMU block $1D_h(\text{character ROM})$ is mapped to $010\ D000_h$. This emulates the standard C64 memory layout. For the menu mode, four additional blocks are mapped $(20_h, 24_h, 25_h \text{ and } 26_h)$. See following table where they map. Any additional setup for the menu system must be done by the code located at $010\ 0000_h$ – $010\ 7FFF_h$.

Address (Hex)	Address (Dec)	Name	Description
$000\ 0000_h\ -000\ FFFF_h$			64 KByte RAM for C64 mode (MMU banks 00_h – $0F_h$)
$001\ 0000_h - 00F\ FFFF_h$			960 Kbyte RAM free
$010\ 0000_h$ $-010\ 1FFF_h$			Initial Menu 0000-1FFF (MMU bank 20_h)
$010\ 2000_h$ $-010\ 3FFF_h$			Initial Menu 8000-9FFF (MMU bank 24 _h)
$010\ 4000_h\ -010\ 5{\rm FFF}_h$			Initial Menu A000-BFFF (MMU bank 25_h)
$010\ 6000_h - 010\ 7FFF_h$			Initial Menu E000-FFFF (MMU bank 26_h)
$010\ 8000_h$ $-010\ 9FFF_h$			MMC64 BIOS image
010 A000 $_h$ -010 BFFF $_h$			BASIC V2 ROM image (MMU $1E_h$)
$010 \text{ C}000_h - 010 \text{ CFFF}_h$			*** reserved 4K ****
$010 \ \mathrm{D}000_{h}$ - $010 \ \mathrm{DFFF}_{h}$			Character ROM image (MMU $1C_h$)
$010 \ \mathrm{E}000_{h} - 010 \ \mathrm{FFFF}_{h}$			Kernal ROM image (MMU $1F_h$)
$011~0000_h$ -0 FF FFFF $_h$			*** reserved for menu system ****
$100~0000_h$ -1 FF FFFF $_h$			16 MByte REU memory

3.2 MMU Registers

The MMU has 256 slots that store 25 bit wide address offsets in memory. These offsets are the start address in SDRAM memory of the corresponding bank. This start address of each bank can be positioned anywere in memory at any byte offset. This makes the MMU more flexible as a simple banking scheme as they don't have to start at a multiple of the bank size. This allows MMU banks to overlap and point to shared memory (with each MMU bank at a possibly different offset).

Some slots have specific functions or regions, others are free assignable. By updating the offsets everything can be moved and relocated freely in memory. The MMU registers are located at $D0A0_h$ to $D0AF_h$ and can be activated by setting bit 1 in the configuration register $D0FA_h$. When changing an offset, first select the required slot by writing the slot-number into $D0AF_h$. Then the offset can be read or changed with the registers from $D0A0_h$ to $D0A3_h$.

The first 16 slots have offsets for the 64Kbyte memory that the 6510 and VIC-II can see. Each of the 16 slots specifies the location of a 4 KByte segment.

```
Address (Hex)
                          Address (Dec)
                                                   Name
                                                               Description
D0A0_h
                           53408
                                                                Address offset bits A7-A0 of current MMU slot
D0A1_h
                          53409
                                                                Address offset bits A<sub>15</sub>-A<sub>8</sub> of current MMU slot
                                                                Address offset bits A<sub>23</sub>-A<sub>16</sub> of current MMU slot
D0A2_h
                          53410
                                                                Address offset bit A<sub>24</sub> of current MMU slot
D0A3_h
                          53411
        bit
                settings
                                                                                 description
        7
                                                                                 0 = Block of memory can be read and written
                read-only
                                                                                 1 = Block of memory is read-only
        6-1
                 Reserved for address extension, must be set to 0
        0
                 Address offset bit A24
                          53412 -53422
D0A4_h - D0AE_h
                                                               Reserved for future use
D0AF_h
                          53423
                                                               Select MMU slot
        bit
                 settings
                                    description
        7-0
                                    00_h = C64 r/w memory at 0xxx_h
                 Current slot
                                    01_h = C64 \text{ r/w memory at } 1xxx_h
                                    02_h = C64 \text{ r/w memory at } 2xxx_h
                                    03_h = C64 \text{ r/w memory at } 3xxx_h
                                    04_h = C64 \text{ r/w memory at } 4xxx_h
                                    05_h = C64 \text{ r/w memory at } 5xxx_h
                                    06_h = C64 \text{ r/w memory at } 6xxx_h
                                    07_h = C64 \text{ r/w memory at } 7xxx_h
                                    08_h = C64 \text{ r/w memory at } 8xxx_h
                                    09_h = C64 \text{ r/w memory at } 9xxx_h
                                    0A_h = C64 \text{ r/w memory (under basic) at } Axxx_h
                                    0B_h = C64 \text{ r/w memory (under basic)} at Bxxx_h
                                    0C_h = C64 \text{ r/w memory at } Cxxx_h

0D_h = C64 \text{ r/w memory (under I/O)} at Dxxx_h
                                    0E_h = C64 \text{ r/w memory (under kernal) at } Exxx_h
                                    0F_h = C64 \text{ r/w memory (under kernal) at } Fxxx_h
                                    10_h = \text{REU internal memory (upto 16 MByte)}
                                    11_h = \text{geoRAM} internal memory (upto 4 MByte)
                                    12_h = Freezer/Game cartridge RAM
                                    13_h = Freezer/Game cartridge ROM
                                    14_h = \text{MMC64 cartridge ROM (8 KByte)}
                                    15<sub>h</sub> = *** reserved ***
                                    16_h = *** reserved *** 17_h = *** reserved for tape ***
                                    18_h = Drive 8 RAM/ROM (64 KByte)
                                    19_h = Drive 9 RAM/ROM (64 KByte)

1A_h = *** reserved for drive 9 ***

1B_h = *** reserved ***
                                    1C_h = VIC-II Frame-buffer location
                                    1D_h = \text{character ROM (4 KByte)}
                                    \begin{array}{l} 1{\rm E}_h = {\rm ROM~at~A000_h\text{-}BFFF}_h~({\rm \acute{B}ASIC,~8~KByte}) \\ 1{\rm F}_h = {\rm ROM~at~E000_h\text{-}FFFF}_h~({\rm KERNAL,~8~KByte}) \\ 20_h = {\rm C64~r/w~memory~at~0000_h\text{-}1FFF}_h~{\rm in~menu\text{-}mode} \end{array}
                                    21_h = C64 \text{ r/w memory at } 2000_h - 3\text{FFF}_h in menu-mode
                                    22_h = C64 \text{ r/w memory at } 4000_h - 5\text{FFF}_h in menu-mode
                                    23_h = C64 \text{ r/w memory at } 6000_h - 7FFF_h \text{ in menu-mode}
                                    24_h = C64 \text{ r/w} memory at 8000_h-9FFF<sub>h</sub> in menu-mode
                                    25_h = C64 r/w memory at \mathrm{A000}_h\text{-BFFF}_h in menu-mode
                                    26_h = C64 \text{ r/w} memory at E000_h-FFFF<sub>h</sub> in menu-mode
                                    27_h = \text{ROM or RAM at D700}_h - \text{D7FF}_h
                                    28_h = \text{Drive } 8 \text{ Disk tracks for virtual floppy } 1
                                    29_h = Drive 8 Disk tracks for virtual floppy 2
                                    2A<sub>h</sub>= Drive 8 Disk tracks for virtual floppy 3
                                    2B_h = Drive 8 Disk tracks for virtual floppy 4
                                    2C_h = Drive 9 Disk tracks for virtual floppy 1
                                    2D_h = Drive 9 Disk tracks for virtual floppy 2
                                    2E_h = Drive 9 Disk tracks for virtual floppy 3
                                    2F_h = Drive 9 Disk tracks for virtual floppy 4
                                    30_h-FF<sub>h</sub>= *** Free for applications **
```

3.3 Memory Overlays (6510 CPU)

PPPP	System RAM	System ROMs	Simple ROM	Retro- Replay	REU, MMC, Clockport	Expert Cartridge	Menu Mode	Boot ROM
FFFF F000	$0F_h$	$1 \mathrm{F}_h$	13_h	13_h		12_h	26_h	FPGA internal Boot-ROM
EFFF E000	$0E_h$	KERNAL	Ultimax	Freeze		Freeze or Reset	2011	
DFFF D000	$0D_h$	$\mathop{\mathrm{1D}}_h$			registers	Freeze	27_h]
CFFF C000	$0C_h$							
BFFF B000	$0B_h$	$1\mathrm{E}_h$	13_h	13_h			25_h	
AFFF A000	$0A_h$	BASIC V2		10n			20n	
9FFF 9000	09_{h}		13_h	$12_h \\ 13_h$	14_h	12_h	24_h	
8FFF 8000	08_h		10n	13_h	MMC64 Bios	Prg, Freeze or Reset	2 1 _n	
7FFF 7000	07_h						23_h	
6FFF 6000	06_h						20 _n	
5FFF 5000	05_h						22_h	
4FFF	04_h							
3FFF 3000	03_h						21_h	
2FFF 2000	02_h							
1FFF 1000 0FFF	01_h						20_h	
0000	00_h						-10	

The large hexidecimal number represent the MMU bank that is assigned to that segment. Some MMU banks are assigned to two segments. In that case the segments are located behind each other in that bank with the segment with the lowest address first.

4 Buttons

There are three buttons on the Chameleon. The functions they perform, can be changed by software. The default functions are:

• Left, Chameleon menu

- Middle, short press is Freeze, long press accesses Chameleon menu
- Right, short press is Reset, long press restarts the boot-ROM and reloads OS

4.1 Buttons Configuration Register

Addı	ress (E	Iex) A	ddress (Dec)	Name	Description		
D0F	\mathbf{B}_h	53499 settings		CFGBTN description	Debug info and Buttons		
	7-6 5-4	J	nfo on VGA	01 = Show top of the 10 = Show 11 = Show	00 = No debug information 01 = Show memory and cache load and also main 6510 CPU state on the top of the screen. 10 = Show memory, cache, 6510 and drive CPU state. 11 = Show all debug information (note this uses a considerable amount of screen space).		
	3-0		ton configuration short	n	long		
		0000 Menu 0001 Cartridge On/Off 0010 Toggle Turbo On/Off 0100 Disk change drive 8 (next) 0101 Disk change drive 9 (next) others		On/Off drive 8 (next)	Cartridge Prg (expert) Disk change drive 8 (first) Disk change drive 9 (first) *** reserved ***		

5 VGA Output

One of the major features on the Turbo Chameleon Cartridge is the VGA connector. This interface allows rendering of the C64 picture on a VGA monitor in high quality. It doesn't use the original PAL or NTSC output, but generates the picture by monitoring the address and databus of the expansion connector. This results in a crisp and perfect stable picture on the monitor. If compatibility with a stock C64 is not required, the VGA controller can be reprogrammed to provide higher resolutions and more colors.

5.1 VGA Resolution and Sync Registers

Address (I	Hex) Address (Dec) Na	me Description
$ \begin{array}{c} \hline D040_h \\ D041_h \end{array} $		VGA Visual X-size ₇₀ VGA Visual Y-size ₇₀
$D041_h$ $D042_h$		VGA Visual size upper bits
bit	settings descriptio	
7–4 3–0	visual Y-size ₁₁₈ visual X-size ₁₁₈	
$D043_h$		VGA total X-size ₇₀
$D044_h$		VGA total Y-size ₇₀
$D045_h$		VGA total size upper bits
bit	settings description	
$7-4 \\ 3-0$	total Y-size ₁₁₈ total X-size ₁₁₈	
$D046_h$		VGA HSync start ₇₀
$D047_h$		VGA HSync end ₇₀
$D048_h$		VGA HSync upper bits
bit	settings description	1
$7-4 \\ 3-0$	HSync end ₁₁₈ HSync start ₁₁₈	
$D049_h$		VGA VSync start ₇₀
$D04A_h$		VGA VSync end ₇₀
$D04B_h$		VGA VSync upper bits
bit	settings description	1
$7-4 \\ 3-0$	VSync end ₁₁₈ VSync start ₁₁₈	
$D04C_h$		Select current object
$D04D_h$		Object registers are at $D050_h$ - $D05F_h$
$D04D_h$ $D04E_h$		First object to render Last object to render
$D04E_h$ $D04F_h$		Polarity and Pixel-clock
bit	settings	description
7	VSync polarity	0 = negative sync
		1 = positive sync
6	HSync polarity	0 = negative sync $1 = positive sync$
5	Enable VGA VSync Interrupt	0 = disabled $1 = enabled$
4	VGA VSync Interrupt status	0 = no interrupt $1 = pending$
3-0	Pixel-clock frequency	Interrupt status is cleared on any write to $D04F_h$ 0000 = 25.175 Mhz 0001 = 31.5 Mhz
		0010 = Reserved for future use
		0011 = Reserved for future use 0100 = 50 Mhz
		0100 = 50 MHz 0101 = Reserved for future use
		0110 = Reserved for future use
		0111 = Reserved for future use 1000 = 94.4 Mhz
		1001 = Reserved for future use
		others = Reserved for future use

5.2 Example settings for standard VGA modes

Screen mode	Visua	l Size	Total	Size	HSync	VSync	Polarity
	W	Η	W	Η	start / end	start / end	& Pixelclock
640x480 @ 60Hz	640	480	?				H=n / V=p / 25.175
800x600 @ 72Hz	800	600	1040	666	860 / 980	625 / 631	H=p / V=p / 50
1024x768 @ 70Hz	1024	768	1328	806			H=n / V=n / 75
1024x768 @ 75Hz	1024	768	1312	800			H=p / V=p / 78.8
$1280 \mathrm{x} 1024$ @ $60 \mathrm{Hz}$	1280	1024	1688	1066			H=p / V=p / 108

5.3 Chameleon Object Processor

The COP (Chameleon Object Processor) is a separate processor designed to perform graphic tasks. It can render multiple moving objects to the screen, these objects can take the form of sprites/MOBs or even complete bitmaps (with smooth scrolling in all directions). Objects of different resolutions (pixels can be stretched both horizontally and vertically) and different bitdepths can be combined on the same screen. A object can be configured as a window showing only a part of a larger bitmap. Combining this feature with smooth scroll and byte wise addressing allows the window to be positioned anywhere on the bitmap. Objects that overlap other objects can have one of their colors set to transparent to show the objects below it.

Programming the COP is done with 19 registers, 16 of these are mapped at $D050_h$ and are used to configure the objects. The register at $D04C_h$ selects one of a possible 256 objects to configure. Registers $D04D_h$ and $D04E_h$ allow selection of a sub-range of objects. Only the objects within this range are rendered to the screen. The drawing order is fixed, an object with lower index number is always behind an object with a higher index number. All other objects outside the range are invisible (and won't use any memory nor object processor bandwidth).

	T \ A 1.1	(D)	3.7	B 1.0
Address (I	Hex) Address	s (Dec)	Name	Description
$D050_h$		53328	COPXL	X position ₇₀
$D051_h$		53329	COPYL	Y position ₇₀
$D052_h$	settings	53330 descrip	COPYXH	position upper bits
		descrip	DUIOII	
7-4 3-0	Y position ₁₁₈ X position ₁₁₈			
$D053_h$		53331	COPWL	X size ₇₀
$D053_h$ $D054_h$		53332	COPHL	Y size ₇₀
$D055_h$		53333	COPHWH	size upper bits
bit	settings d	escription		
7-4	Y size ₁₁₈			
3–0	$X \text{ size}_{118}$			
$D056_h$	53334		COPLIL	Line increment low
$D057_h$	53335		COPLIH	Line increment high
$D058_h$	53336		COPMMU	MMU slot
$D059_h$	53337 settings	descrip	tion	Stretch and flip
7	Vertical flip	0 = no		
	•	1 = flip	oped / mirror	
6-4	stretch		normal size double height pi	xels
		010 = -	4x height pixels	
			8x height pixels 16x height pixels	s
0		others	= Reserved for f	
3	Horizontal flip	0 = no 1 = flip	rmal oped / mirror	
2-0	stretch	000 = 1	normal size	
			double width pix 4x width pixels	xels
			8x width pixels	
			16x width pixels = Reserved for f	
D05A	53338			Horizontal smooth scroll (in pixels)
$D05A_h$ $D05B_h$	53338 53339			Horizontal smooth scroll (in pixels) Vertical smooth scroll (in lines)
$D05A_h$ $D05B_h$ $D05C_h$	53338 53339 53340			Horizontal smooth scroll (in pixels) Vertical smooth scroll (in lines) Palette offset
$D05B_h$	53339			Vertical smooth scroll (in lines)
$D05B_h$ $D05C_h$	53339 53340			Vertical smooth scroll (in lines) Palette offset
$D05B_h$ $D05C_h$ $D05D_h$	53339 53340 53341	descrij	ption	Vertical smooth scroll (in lines) Palette offset *** free ***
$ \begin{array}{c} D05B_h \\ D05C_h \\ D05D_h \\ D05E_h \\ \qquad $	53339 53340 53341 53342 settings		<u> </u>	Vertical smooth scroll (in lines) Palette offset *** free *** Group and Alpha
$\begin{array}{c} \text{D05B}_h \\ \text{D05C}_h \\ \text{D05D}_h \\ \text{D05E}_h \\ \underline{\qquad \qquad \text{bit}} \end{array}$	53339 53340 53341 53342	Selects Alpha	s group for collis	Vertical smooth scroll (in lines) Palette offset *** free *** Group and Alpha sion detection in 6% steps (1/16th)
$\begin{array}{c} \text{D05B}_h \\ \text{D05C}_h \\ \text{D05D}_h \\ \text{D05E}_h \\ \hline \frac{\text{bit}}{7} \\ \text{6-4} \end{array}$	53339 53340 53341 53342 settings	Selects Alpha	s group for collis	Vertical smooth scroll (in lines) Palette offset *** free *** Group and Alpha sion detection in 6% steps (1/16th)
$\begin{array}{c} \text{D05B}_h \\ \text{D05C}_h \\ \text{D05D}_h \\ \text{D05E}_h \\ \hline \frac{\text{bit}}{7} \\ \text{6-4} \end{array}$	53339 53340 53341 53342 settings	Selects Alpha 0000 =	s group for collis -blending value i = Fully opaque (Vertical smooth scroll (in lines) Palette offset *** free *** Group and Alpha sion detection in 6% steps (1/16th)
$\begin{array}{c} {\rm D05B}_{h} \\ {\rm D05C}_{h} \\ {\rm D05D}_{h} \\ {\rm D05E}_{h} \\ \hline \\ \frac{{\rm bit}}{7} \\ \frac{6-4}{3-0} \end{array}$	53339 53340 53341 53342 settings	Selects Alpha 0000 =	s group for collis -blending value i = Fully opaque (Vertical smooth scroll (in lines) Palette offset *** free *** Group and Alpha sion detection in 6% steps (1/16th) 100% new)
$\begin{array}{c} \text{D05B}_h \\ \text{D05C}_h \\ \text{D05D}_h \\ \text{D05E}_h \\ \hline \frac{\text{bit}}{7} \\ \text{6-4} \end{array}$	53339 53340 53341 53342 settings - Collision group Alpha	Selects Alpha 0000 = 1111 =	s group for collis -blending value i = Fully opaque (Vertical smooth scroll (in lines) Palette offset *** free *** Group and Alpha sion detection in 6% steps (1/16th) 100% new) color and 94% of background
$\begin{array}{c} \text{D05B}_h\\ \text{D05C}_h\\ \text{D05D}_h\\ \text{D05E}_h\\ \frac{\text{bit}}{7}\\ \frac{6-4}{3-0} \end{array}$	53339 53340 53341 53342 settings - Collision group Alpha	Selects Alpha 0000 = 1111 =	s group for collist-blending value is Fully opaque (= 6% of the new description) = Render bitm	Vertical smooth scroll (in lines) Palette offset *** free *** Group and Alpha sion detection in 6% steps (1/16th) 100% new) color and 94% of background Mode selection hap graphics
$\begin{array}{c} \text{D05B}_h\\ \text{D05C}_h\\ \text{D05D}_h\\ \text{D05E}_h\\ \hline \hline \begin{matrix} \text{bit}\\ \hline \begin{matrix} 6-4\\ 3-0 \end{matrix}\end{matrix} \\ \\ \hline \\ \text{D05F}_h\\ \hline \begin{matrix} \text{bit}\\ \hline \begin{matrix} 7\\ 6-4\\ 3-0 \end{matrix}\end{matrix} \\ \end{array}$	53339 53340 53341 53342 settings Collision group Alpha 53343 settings Command	Selects Alpha 0000 = 1111 =	s group for collis-blending value is Fully opaque (= 6% of the new description	Vertical smooth scroll (in lines) Palette offset *** free *** Group and Alpha sion detection in 6% steps (1/16th) 100% new) color and 94% of background Mode selection hap graphics
$\begin{array}{c} \text{D05B}_h\\ \text{D05C}_h\\ \text{D05D}_h\\ \text{D05E}_h\\ \hline \hline \begin{matrix} \text{bit}\\ \hline \begin{matrix} 6-4\\ 3-0 \end{matrix}\end{matrix} \\ \\ \hline \\ \text{D05F}_h\\ \hline \begin{matrix} \text{bit}\\ \hline \begin{matrix} 7\\ 6-4\\ 3-0 \end{matrix}\end{matrix} \\ \end{array}$	53339 53340 53341 53342 settings Collision group Alpha 53343 settings	Select: Alpha 0000 = 1111 =	s group for collist-blending value is Fully opaque (= 6% of the new description O = Render bitm O = use existing	Vertical smooth scroll (in lines) Palette offset *** free *** Group and Alpha sion detection in 6% steps (1/16th) 100% new) color and 94% of background Mode selection hap graphics et or mask clip rectangle
$\begin{array}{c} {\rm D05B_{\it h}} \\ {\rm D05C_{\it h}} \\ {\rm D05D_{\it h}} \\ {\rm D05E_{\it h}} \\ \\ \hline \hline 7 \\ {\rm d-4 \atop 3-0} \\ \\ \\ \hline 2 \\ \\ \\ \hline 7 \\ \\ \\ \\ \hline \end{array}$	53339 53340 53341 53342 settings Collision group Alpha 53343 settings Command h bit 7 (command	Selects Alpha 0000 = 1111 =	s group for collis-blending value is Fully opaque (= 6% of the new description) = Render bitm 1 = Define tile-se 0 = use existing 1 = Set new clip	Vertical smooth scroll (in lines) Palette offset *** free *** Group and Alpha sion detection in 6% steps (1/16th) 100% new) color and 94% of background Mode selection in ap graphics et or mask
$\begin{array}{c} {\rm D05B_{\it h}} \\ {\rm D05C_{\it h}} \\ {\rm D05D_{\it h}} \\ {\rm D05E_{\it h}} \\ \\ \hline \hline 7 \\ {\rm d-4 \atop 3-0} \\ \\ \\ \hline 2 \\ \\ \\ \hline 7 \\ \\ \\ \\ \hline \end{array}$	53339 53340 53341 53342 settings Collision group Alpha 53343 settings Command h bit 7 (command	Selects Alpha 0000 = 1111 =	s group for collist-blending value is Fully opaque (= 6% of the new description O = Render bitm D = Use existing I = Set new clip All following obj O = No masking	Vertical smooth scroll (in lines) Palette offset *** free *** Group and Alpha sion detection in 6% steps (1/16th) 100% new) color and 94% of background Mode selection hap graphics et or mask clip rectangle rectange from object position and dimensions. ects will clip to the boundary of this object.
$\begin{array}{c} \text{D05B}_h\\ \text{D05C}_h\\ \text{D05D}_h\\ \text{D05E}_h\\ \hline \hline \begin{matrix} \text{bit}\\ \hline \begin{matrix} 7\\ 6-4\\ 3-0 \end{matrix}\end{matrix} \\ \\ \hline \begin{array}{c} \text{D05F}_h\\ \hline \begin{matrix} \text{bit}\\ \hline \end{matrix} \\ \hline \begin{matrix} \\ 7\end{matrix} \\ \\ \hline \end{matrix} \\ \hline \begin{matrix} \\ \text{When}\\ \hline \begin{matrix} 6\end{matrix} \\ \end{matrix}$	53339 53340 53341 53342 settings Collision group Alpha 53343 settings Command the bit 7 (command Clip rectangle	Selects Alpha 0000 = 1111 = (d) (d) (d) (d) (d) (d) (d) (d) (d)	s group for collis-blending value is Fully opaque (= 6% of the new description O = Render bitm I = Define tile-se O = use existing I = Set new clip All following obj O = No masking I = Use previous O = 5 bits colore	Vertical smooth scroll (in lines) Palette offset *** free *** Group and Alpha sion detection in 6% steps (1/16th) 100% new) color and 94% of background Mode selection hap graphics et or mask clip rectangle rectange from object position and dimensions. ects will clip to the boundary of this object. sly set mask channels (truncated)
$\begin{array}{c} \text{D05B}_h\\ \text{D05C}_h\\ \text{D05D}_h\\ \text{D05E}_h\\ \hline \hline \begin{matrix} \text{bit}\\ \hline \begin{matrix} 7\\ 6-4\\ 3-0 \end{matrix}\end{matrix}\\ \\ \hline \begin{array}{c} \text{D05F}_h\\ \hline \begin{matrix} \text{bit}\\ \end{matrix}\\ \hline \begin{matrix} 7\\ 6-4\\ 3-0 \end{matrix}\end{array}\\ \\ \hline \begin{array}{c} \text{Wher}\\ \hline \begin{matrix} 6\\ \hline \end{matrix}\\ \\ \hline \begin{matrix} 4\\ \end{matrix}\\ \end{array}$	53339 53340 53341 53342 settings Collision group Alpha 53343 settings Command Clip rectangle Use masking Enable color of	Selects Alpha 0000 = 1111 = (1) (1) (2) (3) (4) is 0	s group for collis-blending value is Fully opaque (= 6% of the new description) = Render bitm 1 = Define tile-set) = use existing 1 = Set new clip All following obj 2 = No masking 1 = Use previous 3 = 5 bits color 4 = 8 bits color 5 = 8 bits color 6 = 8 bits color 7 = 8 bits color 8 = 8 bits	Vertical smooth scroll (in lines) Palette offset *** free *** Group and Alpha sion detection in 6% steps (1/16th) 100% new) color and 94% of background Mode selection hap graphics et or mask clip rectangle rectange from object position and dimensions. ects will clip to the boundary of this object. sly set mask channels (truncated) channels (dithered)
$\begin{array}{c} {\rm D05B_{\it h}} \\ {\rm D05C_{\it h}} \\ {\rm D05D_{\it h}} \\ {\rm D05E_{\it h}} \\ \hline \\$	53339 53340 53341 53342 settings Collision group Alpha 53343 settings Command Clip rectangle Use masking Enable color of Color keying	Selects Alpha 0000 = 1111 =	s group for collist-blending value is Fully opaque (= 6% of the new description D = Render bitm D = Use existing I = Set new clip All following obj D = No masking I = Use previous D = 5 bits color of the solor of the s	Vertical smooth scroll (in lines) Palette offset *** free *** Group and Alpha sion detection in 6% steps (1/16th) 100% new) color and 94% of background Mode selection ap graphics et or mask clip rectangle rectange from object position and dimensions. ects will clip to the boundary of this object. sly set mask channels (truncated) channels (dithered) ly opaque. ansparent.
$\begin{array}{c} \text{D05B}_h\\ \text{D05C}_h\\ \text{D05D}_h\\ \text{D05E}_h\\ \hline \hline \begin{matrix} \text{bit}\\ \hline \begin{matrix} 7\\ 6-4\\ 3-0 \end{matrix}\end{matrix}\\ \\ \hline \begin{array}{c} \text{D05F}_h\\ \hline \begin{matrix} \text{bit}\\ \end{matrix}\\ \hline \begin{matrix} 7\\ 6-4\\ 3-0 \end{matrix}\end{array}\\ \\ \hline \begin{array}{c} \text{Wher}\\ \hline \begin{matrix} 6\\ \hline \end{matrix}\\ \\ \hline \begin{matrix} 4\\ \end{matrix}\\ \end{array}$	53339 53340 53341 53342 settings Collision group Alpha 53343 settings Command Clip rectangle Use masking Enable color of	Selects Alpha 0000 = 1111 = (d) (d) (d) (d) (d) (d) (d) (d) (d) (d	s group for collis-blending value is Fully opaque (= 6% of the new description O = Render bitm I = Define tile-se O = use existing I = Set new clip All following obj O = No masking I = Use previous O = 5 bits color of the self of the self open is the self open in the self open is the self open in the self open in the self open is the self open in the s	Vertical smooth scroll (in lines) Palette offset *** free *** Group and Alpha sion detection in 6% steps (1/16th) 100% new) color and 94% of background Mode selection map graphics et or mask clip rectangle rectange from object position and dimensions. ects will clip to the boundary of this object. sly set mask channels (truncated) channels (dithered) ly opaque. ansparent.
$\begin{array}{c} {\rm D05B_{\it h}} \\ {\rm D05C_{\it h}} \\ {\rm D05D_{\it h}} \\ {\rm D05E_{\it h}} \\ \hline \\$	53339 53340 53341 53342 settings Collision group Alpha 53343 settings Command Clip rectangle Use masking Enable color of Color keying	Selects Alpha 0000 = 1111 = (d) (d) is 0	s group for collis-blending value is Fully opaque (= 6% of the new description 0 = Render bitm 1 = Define tile-so 0 = use existing 1 = Set new clip All following obj 0 = No masking 1 = Use previous 0 = 5 bits color of 1 = 8 bits color of 0 = object is full 1 = color 0 is tra 000 = Solid color 001 = 1 bit/pixe 010 = 2 bits/pix	Vertical smooth scroll (in lines) Palette offset *** free *** Group and Alpha sion detection in 6% steps (1/16th) 100% new) color and 94% of background Mode selection hap graphics et or mask clip rectangle rectange from object position and dimensions. ects will clip to the boundary of this object. sly set mask channels (truncated) channels (dithered) ly opaque. ansparent. r id, 2 palette colors el, 4 palette colors
$\begin{array}{c} {\rm D05B_{\it h}} \\ {\rm D05C_{\it h}} \\ {\rm D05D_{\it h}} \\ {\rm D05E_{\it h}} \\ \hline \\$	53339 53340 53341 53342 settings Collision group Alpha 53343 settings Command Clip rectangle Use masking Enable color of Color keying	Selects Alpha 0000 = 1111 =	s group for collis-blending value is Fully opaque (= 6% of the new description 0 = Render bitm 1 = Define tile-se 0 = use existing 1 = Set new clip All following obj 0 = No masking 1 = Use previous 0 = 5 bits color of 1 = 8 bits color of 1 = 8 bits color of 0 = object is full 1 = color 0 is tra 000 = Solid color 001 = 1 bit/pixe 010 = 2 bits/pix 011 = 4 bits/pix	Vertical smooth scroll (in lines) Palette offset *** free *** Group and Alpha sion detection in 6% steps (1/16th) (100% new) color and 94% of background Mode selection hap graphics et or mask clip rectangle rectange from object position and dimensions. ects will clip to the boundary of this object. sly set mask channels (truncated) channels (dithered) ly opaque. ansparent. r. d. 2 palette colors el, 4 palette colors el, 16 palette colors el, 16 palette colors
$\begin{array}{c} {\rm D05B_{\it h}} \\ {\rm D05C_{\it h}} \\ {\rm D05D_{\it h}} \\ {\rm D05E_{\it h}} \\ \hline \\$	53339 53340 53341 53342 settings Collision group Alpha 53343 settings Command Clip rectangle Use masking Enable color of Color keying	Selects Alpha 0000 = 1111 = (d) (d) (d) (d) (d) (d) (d) (d) (d) (d	s group for collis-blending value is Fully opaque (= 6% of the new description 0 = Render bitm 1 = Define tile-se 0 = use existing 1 = Set new clip All following obj 0 = No masking 1 = Use previous 0 = 5 bits color 0 = 5 bits color 0 = 0 bject is full 1 = color 0 is tra 100 = Solid color 001 = 1 bit/pixe 100 = 2 bits/pix 101 = 4 bits/pix 100 = 8 bits/pix 100 = 8 bits/pix 100 = 16 bits/pix 101 = 16 bits/p	Vertical smooth scroll (in lines) Palette offset *** free *** Group and Alpha sion detection in 6% steps (1/16th) 100% new) color and 94% of background Mode selection ap graphics et or mask clip rectangle rectange from object position and dimensions. ects will clip to the boundary of this object. sly set mask channels (truncated) channels (dithered) ly opaque. ansparent. r el, 2 palette colors el, 16 palette colors el, 2768 color mode
$\begin{array}{c} {\rm D05B_{\it h}} \\ {\rm D05C_{\it h}} \\ {\rm D05D_{\it h}} \\ {\rm D05E_{\it h}} \\ \hline \\$	53339 53340 53341 53342 settings Collision group Alpha 53343 settings Command Clip rectangle Use masking Enable color of Color keying	Selects Alpha 0000 = 1111 = (d) (d) (d) (d) (d) (d) (d) (d) (d) (d	s group for collis-blending value is Fully opaque (= 6% of the new description 0 = Render bitm 1 = Define tile-se 0 = use existing 1 = Set new clip All following obj 0 = No masking 1 = Use previous 0 = 5 bits color 0 = 5 bits color 0 = 0 = 5 bits color 0 = 0 = 5 bits color 0 = 1 = 8 bits color 0 = 5 bits color 0 = 2 bits/pix 010 = 2 bits/pix 010 = 2 bits/pix 010 = 8 bits/pix 011 = 16 bits/pix 011 = 16 bits/pix 011 = 8 bits/pix 010 = 8 bits/pix	Vertical smooth scroll (in lines) Palette offset *** free *** Group and Alpha sion detection in 6% steps (1/16th) 100% new) color and 94% of background Mode selection hap graphics et or mask clip rectangle rectangle rectange from object position and dimensions. ects will clip to the boundary of this object. sly set mask channels (truncated) channels (dithered) ly opaque. ansparent. r l, 2 palette colors el, 4 palette colors el, 4 palette colors el, 16 palette colors el, 256 palette colors set, 32768 color mode e, 256 tiles
$egin{array}{lll} {\rm D05B}_h & { m D05C}_h & { m D05D}_h & { m D05E}_h & { m bit} & { m 7} & { m 6-4} & { m 3-0} & { m Where} & { m 6} & { m 4} & { m 3} & { m 2-0} & { m Where} & { m 6} & { m 4} & { m 3} & { m 2-0} & { m Where} & { m 6} & { m Where} & { m 6} & { m 7} & { m Where} & { m 6} & { m 7} & { m Where} & { m 6} & { m 7} & { m 8} & { m 9} & { m 8} & { m 9} & { $	53339 53340 53341 53342 settings Collision group Alpha 53343 settings Command Clip rectangle Use masking Enable color of Color keying Color depth	Selects Alpha 0000 = 1111 = (d) (d) is 0 e (d)	s group for collis-blending value is Fully opaque (= 6% of the new description 0 = Render bitm 1 = Define tile-se 0 = use existing 1 = Set new clip All following obj 0 = No masking 1 = Use previous 0 = 5 bits color 0 = 5 bits color 0 = 0 = 5 bits color 0 = 0 = 5 bits color 0 = 1 = 8 bits color 0 = 5 bits color 0 = 2 bits/pix 010 = 2 bits/pix 010 = 2 bits/pix 010 = 8 bits/pix 011 = 16 bits/pix 011 = 16 bits/pix 011 = 8 bits/pix 010 = 8 bits/pix	Vertical smooth scroll (in lines) Palette offset *** free *** Group and Alpha sion detection in 6% steps (1/16th) 100% new) color and 94% of background Mode selection ap graphics et or mask clip rectangle rectange from object position and dimensions. ects will clip to the boundary of this object. sly set mask channels (truncated) channels (dithered) ly opaque. ansparent. r el, 2 palette colors el, 16 palette colors el, 2768 color mode
$\begin{array}{c} {\rm D05B_{\it h}} \\ {\rm D05C_{\it h}} \\ {\rm D05D_{\it h}} \\ {\rm D05E_{\it h}} \\ \hline \\$	53339 53340 53341 53342 settings Collision group Alpha 53343 settings Command Clip rectangle Use masking Enable color of Color keying Color depth	Selects Alpha 0000 = 1111 = (d) (d) is 0 e (d)	s group for collis-blending value is Fully opaque (= 6% of the new description 0 = Render bitm 1 = Define tile-se 0 = use existing 1 = Set new clip All following obj 0 = No masking 1 = Use previous 0 = 5 bits color 0 = 5 bits color 0 = 0 = 5 bits color 0 = 0 = 5 bits color 0 = 1 = 8 bits color 0 = 5 bits color 0 = 2 bits/pix 010 = 2 bits/pix 010 = 2 bits/pix 010 = 8 bits/pix 011 = 16 bits/pix 011 = 16 bits/pix 011 = 8 bits/pix 010 = 8 bits/pix	Vertical smooth scroll (in lines) Palette offset *** free *** Group and Alpha sion detection in 6% steps (1/16th) 100% new) color and 94% of background Mode selection hap graphics et or mask clip rectangle rectangle rectange from object position and dimensions. ects will clip to the boundary of this object. sly set mask channels (truncated) channels (dithered) ly opaque. ansparent. r l, 2 palette colors el, 4 palette colors el, 4 palette colors el, 16 palette colors el, 256 palette colors set, 32768 color mode e, 256 tiles

5.4 Palette Registers

To support higher color depths on the VGA, a set of registers is added to store custom colors. The 'palette offset' register in the Object-Processor select which of the colors of the palette are being used. The first 32 entries in the color palette are fixed. Entries 32 (020_h) to 287 $(11F_h)$ are software redefinable by using the palette registers (note that entries 271 to 287 are only reachable in 256 color mode).

When bit 0 of configuration register $D0FA_h$ is set, an additional 768 registers become available at memory locations $D100_h$ to $D3FF_h$. The registers at $D1xx_h$ store the red color intensities. The next 256 registers at $D2xx_h$ store the green intensity of the colors and the last 256 at $D3xx_h$ store the blue intensity value of the RGB triplets. Although the color resolution is limited to 5 bits (bit 7–3), all 8 bits are stored so the palette registers can also be used as 768 bytes of extra memory.

Address (Hex)	Address (Dec)	Name	Description
$\mathrm{D}100_h ext{-}\mathrm{D}1\mathrm{FF}_h$	53504 -53759	PALRED	256 entry color palette Red intensity
$\mathrm{D200}_{h} ext{-}\mathrm{D2FF}_{h}$	53760 -54015	PALGRN	256 entry color palette Green intensity
$\mathrm{D300}_{h} ext{-}\mathrm{D3FF}_{h}$	54016 -54271	PALBLU	256 entry color palette Blue intensity

5.5 Fixed Palette Entries

The first 32 entries in the color palette are fixed. They contain VIC-II and VDC compatible color definitions. Palette entries 0 (000_h) to 15 $(00F_h)$ contain VIC-II compatible colors. Palette entires 16 (010_h) to 31 $(01F_h)$ contain RGBI entries compatible with the VDC chip that is found in Commodore 128 machines. Custom color entries start at palette index 32 (020_h) with the last entry at index 287 $(11F_h)$.

Palette Index	Color (VIC-II)	Palette Index	Color (VDC)
$0 (000_h)$	black	$16 (010_h)$	black
$1 (001_h)$	white	$17 (011_h)$	dark gray
$2(002_h)$	red	$18 \ (012_h)$	dark blue
$3 (003_h)$	cyan	$19 (013_h)$	light blue
$4 (004_h)$	purple	$20 \ (014_h)$	dark green
$5 (005_h)$	green	$21 \ (015_h)$	light green
$6 (006_h)$	blue	$22 (016_h)$	dark cyan
$7 (007_h)$	yellow	$23 (017_h)$	light cyan
$8 (008_h)$	orange	$24 (018_h)$	dark red
$9 (009_h)$	brown	$25 (019_h)$	light red
$10 \ (00A_h)$	light red	$26 (01A_h)$	dark purple
$11 \; (00B_h)$	dark gray	$27 (01B_h)$	light purple
$12 \; (00C_h)$	mid gray	$28 \; (01C_h)$	dark yellow (brown)
$13 \; (00D_h)$	light green	$29 \ (01D_h)$	yellow
$14 \; (00E_h)$	light blue	$30 \ (01E_h)$	light gray
$15 (00F_h)$	light gray	$31 \ (01F_h)$	white

6 VGA Status Lines

Chameleon can display up to three status lines on the VGA screen. When one or more status lines are enable also two colord bars appear that show the memory performance in a graphical representation. The color bars are split in sixteen equal segment, so each segment represents $6\frac{1}{4}$ percent. The top bar represents the current load placed by the system on the SDRAM memory. The bottom bar represents the cache miss rate in percent. When the cache controller has many misses it will cause the SDRAM load to increase as well. Idle values (e.g. READY prompt in basic) for the two bars are around three segments for the top bar (18 percent) and no more than one segment for the cache miss rate. When running graphic intensive applications the system load

can increase significantly. Also the turbo function can cause many cache misses as the CPU will perform about 10 times as many memory accesses compared to 1 Mhz mode.

The first status line displays the status of the main CPU (6510). From left to right it displays the following values:

- The current Program Counter (PC)
- The opcode currently executed (IR)
- Contents of the accumulator (A)
- Contents of the index X register (X)
- Contents of the index Y register (Y)
- Position of the stack-pointer (S)
- Processor flags zero is flag cleared, N = negative flag set, V=Overflow flag set, D=Decimal flag set, I=Interrupts disabled, Z=Zero flag set, C=Carry set
- Values of memory locations 0 and 1, which control the IO lines on the CPU (IO). Both addresses are combined into a single value that represents the real memory layout (calculation is IO₁ OR (NOT IO₀)). Clearing the direction register (set to input) causes the output to become high due to pull-ups in the machine.
- CPU speed in percentage relative to the phi-2 clock. Numbers below 100 percent indicate that the CPU is slowed down by badlines or sprite fetches. If the turbo mode is active, numbers much larger as 100 can be seen.

The next two lines (if enabled) show the status for the two drive CPUs. The first fields are the same as for the main CPU. The two digits with a slash in between represent the current selected disk-image and maximum loaded disk-images. The last number is the current disk track represented as decimal number in the range 1 to 40.

6.1 VGA Status Configuration Register

Address (Hex) A	ddress (Dec)	Name	Description		
$D0FB_h$	53499 settings Debug info on VGA		CFGBTN Debug info and Buttons description 00 = No debug information 01 = Show memory and cache load and also main 6510 CPU state on the top of the screen. 10 = Show memory, cache, 6510 and drive CPU state. 11 = Show all debug information (note this uses a considerable amount of screen space).			
7-6						
5-4		l, must be 0	•			
3-0	Left but	ton configuration short	1	long		
	0000 0001 0010 0100 0101 others	Menu Cartridge On Toggle Turbo Disk change o	On/Off drive 8 (next)	Cartridge Prg (expert) Disk change drive 8 (first) Disk change drive 9 (first) *** reserved ***		

7 Cartridge Emulation

The Chameleon occupies the expansion connector and can not share it with any other cartridge(s). Fortunately it can emulate many types of cartridges. Even some combinations of different cartridges can be emulated. A few of these combinations are special as such that these are normally not possible to be used in a single machine without tricks.

7.1 Freezer Logic

Chameleon contains a generic freezer implementation, the same logic is used for all the available freezer cartridge emulations. The freezer logic in Chameleon is often more reliable as the kludgy logic used originally in many of the cartridges.

The freezer emulation can successfully freeze programs that have interrupts disabled or force the NMI line low. It also properly waits for the acknowledge of the interrupt before enabling the freezer ROMs. Although some programs might not function correctly after a restart, it is impossible for an application to prevent the freeze action itself.

7.2 Clock port

This is not really a separate cartridge type, but a part of other cartridges. The clockport is an interface that originally comes from the Amiga 1200 computer, but can be found on many Commodore 64 cartridges as well. It allows small add-on cards to be easily connected to the machine. The shape of the Chameleon PCB and casing is designed for an optional RR-Net ethernet adapter. Many other addons don't fit properly as they were designed for different hardware.

As the Chameleon can emulate multiple cartridges that have their own (conflicting) clockport settings, the configuration for this port is moved to a Chameleon specific register. The clockport configuration bits in the register maps of various cartridges are therefore not emulated.

7.3 Simple ROM cartridges

These are simple cartridges with an EPROM, an optional on/off switch and sometimes one logic chip. These type of cartridges are often used for utilities like tape speeders, assemblers and machine-monitors or for small games. There are three different cartridge layouts that can be configured.

- 8 Kbyte ROM at 8000_h to 9FFF_h. If the ROM doesn't support autostart, the machine will report 30719 basic bytes free.
- 16 Kbyte ROM at 8000_h to BFFF_h. This type of cartridge replaces the BASIC interpreter ROM to get 8 Kbyte more ROM space.
- 16 Kbyte ROM at 8000_h to $9FFF_h$ and $E000_h$ to $FFFF_h$. This type of cartridge replaces Kernal ROM to get 8 Kbyte more ROM space. This configuration is known as ultimax and changes the memory layout as well.

The 8 Kbyte configuration is the most common. Some games cartridges are using the 16 Kbyte variants if they need more as 8 Kbyte of ROM space. Some Kernal ROM replacement cartridges also use a 16 Kbyte ROM layout (Ultimax), but have some extra logic on the PCB to keep the normal RAM layout. These type of cartridges can not be emulated, but the Kernal ROM can be replaced much easier on Chameleon by simply reprogramming the MMU. Changing the address for slot $1F_h$ in the MMU has the same effect as replacing the ROM inside the machine and is completely transparent for any software.

CRT files containing Simple 8 or 16 KByte ROMs should have $0 (00_h)$ as CRT ID.

7.4 MMC64

Address (Hex) Address (De	ec) Name	Description
$\overline{\mathrm{DF}10_h}$	57104	MMCSPI	SPI transfer register. Write in this register sends byte to SPI bus, read is last retrieved byte.
$DF11_h$	57105	MMCCTL	MMC64 Control register.
bit	settings	description	0
7	MMC64 active	0 = MMC64 is act 1 = MMC64 is dis Bit can only be me	
6	SPI trigger mode		ansfer on write to register $DF10_h$ ansfer on read of register $DF10_h$
5	External ROM		ROM when BIOS is disabled
4	Flash mode	0 = Normal mode 1 = Flash update Not implemented,	mode
3	Clock port address	Not implemented,	
2	Clock Speed	0 = 250 KHz SPI $0 = 8 Mhz SPI clo$	
1	MMC cart select	0 = Cart selected	
0	MMC64 Bios	1 = Cart not selec 0 = MMC64 BIOS 1 = BIOS ROM di	
$DF12_h$	57106	MMCST	MMC64 Status register (read-only).
bit	settings	description	(,)
5	Flash jumper	Not implement	ed reads always as 0
4	MMC Write Protect	0 = Cart can b 1 = Cart is write	
3	MMC Cart Detect	0 = Cart insert 1 = No cart pr	ted esent, slot empty
2	External EXROM lir		,
1	External GAME line		
0	Busy	0 = SPI bus re $1 = SPI$ bus bu	ady 1sy (only for 250 Khz mode)

$7.4.1 \quad MMC64 + SPI$

Same as MMC64, but with unused bit 4 combined with card select to have access to three SPI devices: MMC cart, FlashRom or RTC (Real Time Clock). When accessing the RTC, the transfer speed must be set to 250 Khz. The RTC device is too slow to accept data at 8 Mhz. The FlashRom is fast enough to be accessed in 8 Mhz mode.

Add	ress (Hex) Address (Dec)		Name	Description	
DF1	1_h	setting	57105 gs description	MMCCTL	MMC64 Control register.
	4,1	Select	01 = Nothing 10 = Flash R	selected	selected

7.5 RAM expansions

The standard internal memory of 64 Kbyte of the Commodore 64 is not always enough. Therefore some memory expansions have been developed.

- RAM Expansion Unit (REU)
- \bullet geoRAM

The operating system GEOS was one of the first programs to support the REU. Because the REU was difficult to obtain, the company behind GEOS made their own expansion called geoRAM. The REU has a buildin DMA engine that the geoRAM module lacks. This makes the REU the better expansion option and has also slightly more software support. Chameleon can emulate both the

REU and geoRAM. The registers of the two expansions don't overlap and therefore can even be activated at the same time.

7.5.1 REU (Ram Expansion Unit) 1700, 1750, 1764 registers

The memory of the REU is not directly visible in the address space of the C64. The REU transfers blocks of data to or from its onboard RAM by using DMA. While the transfer is in progress the CPU is stopped. The REU copies and compares at a speed of 1 Mbyte/second (memory swaps run at half that speed), but like the processor it will stop on badlines when the VIC-II video chip needs the extra memory cycles.

Address (F	Hex) Address (Dec) Name	Description			
$\overline{\mathrm{DF}00_h}$	57088	DMAST	REU Status register (read-only)			
bit	settings	description				
7	1 = IRQ pending					
6 5	1 = End of block 1 = Fault	Compare operation	detected a difference			
4	Size	0 = 128 or 256 KBy				
		1 = 512 KByte				
		A single bit can't represent all memory sizes. So software should probe for the amount that is really available				
3-0	Version	Always 0000	•			
$\mathrm{DF}01_h$	57089	DMACMD	REU Command register			
bit	settings	description				
7	1 = Execute					
6 5	Reserved $1 = Auto load$	- When autolood is enab	oled. The memory pointers and length registers are reloaded at			
3		the end of the transfer	ned. The memory pointers and length registers are reloaded at			
4			$FF00_h$ before starting transfer when bit 7 becomes set			
3-2	Reserved	- Start immediately	when bit 7 becomes set			
1-0	J I	00 = C64 to REU				
		01 = REU to C64 10 = Swap				
		10 = Swap 11 = Compare / verify				
$\mathrm{DF}02_h$	57090	$\mathrm{DMA64L}$	C64 memory pointer low			
$DF03_h$	57091	DMA64H	C64 memory pointer high			
$DF04_h$	57092	DMAINL	REU memory pointer low			
$DF05_h$	57093	DMAINM	REU memory pointer mid			
$DF06_h$	57094	DMAINH	REU memory pointer high			
$\mathrm{DF}07_h$	57095	DMACNL	Transfer length low			
$DF08_h$	57096	DMACNH	Transfer length high			
$DF09_h$	57097	DMAINT	Interrupt mask register			
bit	settings	description				
7	Interrupt enable	1 = enabled				
6 5	End Of Block mas Verify mask	sk $1 = \text{interrupt afte}$ 1 = interrupt on				
5 4–0	Reserved	Read as 1	verny enor			
$DF0A_h$	57098	DMACTL	Address central register			
$DFUA_h$	57098 settings	DMACIL description	Address control register			
7	C64 Address cont	*	C64 address			
,	C04 Address cont	0 = Increment 0 1 = Fix C64 ad				
6	REU Address con					
5-0	Reserved	1 = Fix REU as Read as 1	idress			
	1,0301 v04	Tectica and T				

7.5.2 geoRAM registers

There is a 256 byte large window at $DE00_h$ – $DEFF_h$ to access the GeoRAM memory. Two registers at $DFFE_h$ and $DFFF_h$ select the position of the memory window. The registers are write only. A read can return any random value. On reset the registers are cleared to zero.

The GeoRAM register layout allows upto 4 Mbyte of internal memory (its location in memory is determined by MMU bank 17 (11_h) . The real GeoRAM cartridge has only 512 KByte, but some

clone hardware have appeared with more memory (NeoRAM). The emulation in Chameleon can be configured from 64KByte upto 4 MByte in powers of two.

Address (H	Hex) Ac	ddress (Dec)	Name	Description
$DE00_h$ -DI $DFFE_h$ bit	,,,	832 –57087 342 descri	GEOBUF GEOLOW ption	geoRAM 256 byte memory window geoRAM address $\rm A_{13}A_{8}$
7-6 5-0	Unused geoRAM A		be set to 0	
$DFFF_h$ 57343		343	GEOHI	geoRAM address A_{21} – A_{14}

7.6 Action Replay / RetroReplay

Chameleon can emulate the RetroReplay hardware. This is a freezer cartridge developed by Individual Computers and is an improvement on and backwards compatible with the Action Replay. The RetroReplay cartridge provides access to 64 KByte of ROM and 32 KByte of RAM. The real cartridge has two ROMs of 64 KByte that can be selected with a hardware jumper, this is not emulated as the MMU in Chameleon can provide similar functionality.

Address (Hex) Add	ress (Dec)	Name	Description
$\mathrm{DE}00_h$	5683		RRCTRL	RR control register (on write)
bit	settings	desc	ription	
7	A15	ROM	I address line	15
6				
5	ROM/RAM		ROM	
			RAM	
4	A14		I/RAM addres	
3	A13		I/RAM addres	
2	Disable	Writ	e 1 to disable of	cartridge
1 0	EXROM GAME (inve	ontod)		
U	GAME (IIIVE	ertea)		
$DE01_h$	5683	33	RREXTD	RR extended control register (on write)
bit	settings		scription	
7	A15			e 15 (mirror of $DE00_h$)
6	REU Compa		= Standard me	mory map ible memory map
5				, must be set to 0
4	A14			ress line 14 (mirror of $DE00_h$)
3	A13			ress line 13 (mirror of $DE00_h$)
2				, must be set to 0
1	AllowBank			king in $DE02_h$ - $DFFF_h$ area
		1 =	= Enable RAM	banking in $DE02_h$ -DFFF $_h$ area
0		No	t implemented	, must be set to 0
DE00 D	EO1 FCOS	00 50000	DDCTAT	DD -t-t (1)
$DE00_h-D$	7.0	32 –56833	RRSTAT	RR status (on read)
bit	settings d	escription		
7	A15 F	ROM address	line 15	
6				
5		Not implement		
4		ROM/RAM ac		
3	A13 F	ROM/RAM ac	idress line 13	
$\frac{2}{1}$				
0	N	Not implement	ed reads 0	
O	1.	, or implement	ica, reads o	

The ROM/RAM switch determines if memory or ROM is visible at 8000_h –9FFF_h and at DE00_h–DFFF_h. The memory locations $A000_h$ –BFFF_h and $E000_h$ –FFFF_h always map ROM and are not affected by this bit. Although the ROM can be located at different memory addresses only 8 Kbyte is available at any time. When more as one location is activated they are mirrors of each other. The ROM has 8 banks of 8 Kbyte for a total of 64 KByte ROM. The RAM only has 4 banks for a total of 32 KByte RAM.

The lowest two bits of the configuration register at $DE00_h$ determine where in memory the ROM or RAM of the cartridge is visible. Take note that the control of the GAME line is inverted. After reset the register is cleared so the first 8 Kbyte of the ROM is visible at 8000_h -9FFF_h. The

"CBM80" signature in the ROM makes the kernel jump into the cartridge and this will display the startup menu.

EXROM bit 1	GAME (inverted) bit 0	ROM Mapping
0	0	8 KByte at 8000_h –9FFF _h
0	1	8 KByte ROM/RAM at 8000_h –9FFF $_h$ and 8 Kbyte ROM
		at $A000_h$ –BFFF $_h$
1	0	Cartridge ROM/RAM disabled.
1	1	Ultimax mode, ROM/RAM at 8000_h –9FFF _h and ROM
		at $E000_h$ -FFFF _h .

The RetroReplay has a slight incompatibility (by design) compared to the original Action-Replay cartridge. When writing to the RAM on the Action Replay at 8000_h –9FFF_h it will also write to the internal C64 memory at the same address. On the RetroReplay (and its emulation in Chameleon) a write operation will only write to the cartridge RAM, leaving the C64 memory below it intact.

CRT files containing ActionReplay or RetroReply ROMs should have 1 (01_h) as CRT ID.

7.7 KCS Power Cartridge

TODO

CRT files containing KCS Power Cartridge ROMs should have 2 (02_h) as CRT ID.

7.8 Final Cartridge 3

Chameleon can emulate the Final Cartridge 3 hardware. The cartridge provides 64 KByte of ROM containing disk and tape speeders, basic extensions, machine monitor and a freezer. A unique feature of the cartridge is its graphical menu system that can be controlled with a mouse. The ROM is divided into four banks of 16 KByte each. A control register at DFFF_h allows selection of the required bank. The register can only be written as any reads in the DE00_h–DFFF_h address range always access the ROMs. As the cartridge occupies all addresses in the IO space at DE00_h–DFFF_h no other emulations can be active at the same time.

By setting bit 7 of the control register at DFFF_h disables the cartridge and makes any hidden registers available again. This makes it possible for example to use the clock-port or REU. Use the freeze button to re-activate the Final Cartridge 3 emulation.

On a system reset the control register at DFFF_h is cleared to zero. This maps the first 16 KByte of the ROM into 8000_h –BFFF_h and makes the control register writable. The "CBM80" signature at the beginning of the ROM will make the Kernal jump into the cartridge on reset to let it initialize and active the graphic desktop environment. The control register also has two individual bits for GAME and EXROM so it can enable either 8 Kbyte or 16 KByte of the current ROM bank.

GAME	EXROM	ROM Mapping
bit 5	bit 4	
0	0	16 KByte at 8000_h –BFFF $_h$
0	1	Ultimax mode, ROM at 8000_h –9FFF _h and $E000_h$ –FFFFF _h .
1	0	8 KByte at 8000_h –9FFF _h
1	1	Cartridge ROM disabled.

Pressing the freeze button on a Final Cartridge 3, pulls GAME low (activating Ultimax mode) and pulls NMI low as well to force an interrupt. In Chameleon freezing is handled by the generic freezing logic that can for example also freeze while NMI is already low. The behavior of the control register during a freeze is therefore slightly different from the original hardware.

CRT files containing Final Cartridge 3 ROMs should have 3 (03_h) as CRT ID.

7.8.1 Final Cartridge 3 registers

Addr	ess (Hex) Addres	ss (Dec)	Name	Description
DE00	O_h $-D$	$OFFF_h = 56832$	-57343		Reads will read cartridge ROM at $1E00_h$ -1FFF _h , $5E00_h$ -5FFF _h , $9E00_h$ -9FFF _h or $DE00_h$ -DFFF _h depending on the current selected bank.
DFF	\mathbf{F}_h	57343		FC3BNK	On write
	$_{ m bit}$	settings	description	on	
_	7	register enable	1 = Bank	ting register ir	ritable at DFFF. avisible. this bit to 1 also disables the ROM mirror at $DE00_h$ -DFFF _h .
	6	NMI	0 = Force	e NMI line low	
	5	GAME		he GAME lin	e
	4	EXROM	State of t	he EXROM li	ine
	3	unused			
	2	unused			
	1	A15	ROM add	dress line 15	
	0	A14	DOM: 1	dress line 14	

7.9 Simons Basic

The Simons Basic cartridge is a Basic extension. It adds 16 KByte of ROM to the machine. As the cartridge is an extension it needs access to the original Basic V2 ROM. The cartridge has logic to disable the upper 8K of its ROM that overlays the Basic ROM at $A000_h$ –BFFF_h, while keeping the lower 8K active at 8000_h –9FFF_h.

A write action to $DE00_h$ switches to 16K mode, while a read at $DE00_h$ switches to 8K mode. After reset the cartridge emulation is in 16 KByte mode.

CRT files containing the Simons Basic ROMs should have $4 (04_h)$ as CRT ID.

7.10 Ocean type 1

TODO

CRT files containing Ocean type 1 ROMs should have 5 (05_h) as CRT ID.

7.11 The Expert Cartridge

The Expert Cartridge is a RAM based freezer cartridge. Being RAM based, the software needs to be loaded from disk before the cartridge can be used. The advantage is that the software on disk can be upgraded to add new functions or fix bugs.

The cartridge has a 3 position switch that is emulated by the left button on the Chameleon. The button configuration must be set to "cartridge mode" when using the expert emulation. A short press toggles the expert emulation between ON and OFF (green LED is lit when the cartridge is on). A long press puts the expert in programming mode PRG (green LED is flashing when the cartridge is in programming mode). In programming mode the 8K RAM is visible in 8000_h –9FFF_h and can be read and written.

The cartridge doesn't have any registers or banking logic. When the expert switch is in the ON position, it will activate after reset and also on an NMI (e.g pressing the RESTORE key). If active it forces ultimax mode putting the 8K RAM at both 8000_h –9FFF $_h$ and $E000_h$ –FFFF $_h$. It can turn itself off again by reading or writing at any location in the range $DE00_h$ –DEFF $_h$. Because it doesn't have any registers or trampoline area it generates NMIs during operation to bank its own RAM in and out of C64 memory. The freezing function doesn't really work well when the frozen program uses NMIs as well.

Some versions of the Expert Cartridge have an extra button to force an NMI even when the line is held low by the CIA chip. The Chameleon freeze button offers the same kind of function (but without the need to force high on the physical NMI line).

CRT files containing The Expert Cartridge RAM snapshots should have 6 (06_h) as CRT ID.

7.12 Fun Play

TODO

CRT files containing Fun Play ROMs should have 7 (07_h) as CRT ID.

7.13 Super Games

The Super Games cartridge has 4 banks of 16 KByte. Banking is done by writing to a register at DF00. Bit 0 and 1 select a 16K bank. Bit 2 controls GAME and bit 3 controls EXROM.

Addı	ress (I	Hex) Address	(Dec)	Name	Description
DF0	0_h	57088		BANK	Banking register
	bit	settings	descrip	tion	
-	7-4	_	_		
	3-2	Exrom, Game	-	16K mode 8	
				8K mode 80	00-9FFF
				Ultimax Cartridge of	Ŧ
	1-0	Select bank	$00_b = 1$	0	
			$01_b = 1$		
			$10_b = 1$		
			$11_b = 1$	Bank 3	

CRT files containing Super Games ROMs should have 8 (08_h) as CRT ID.

7.14 Game System (GS), System 3

The cartridge offsers multiple banks of 8 KByte each. The ROM can be accessed at 8000_h –9FFF_h. A bank is selected by writing to address $DE00_h$ +bank number. For example to activate bank 3, a write to address $DE03_h$ is required. The bank that is selected after reset is bank 0.

CRT files containing Game System ROMs should have 15 $(0F_h)$ as CRT ID.

7.15 WarpSpeed

TODO

CRT files containing WarpSpeed ROMs should have 16 (10_h) as CRT ID.

7.16 Dinamic

Game cartridge with 128 KByte of ROM. The ROM contains 16 banks (numbered 0–15) of 8 KByte each mapped at 8000_h –9FFF_h. Bank selection is done by reading from DE00_h+bank number. For example to activate bank 3, a read from address DE03_h is required. The bank that is selected after reset is bank 0.

CRT files containing Dinamic ROMs should have 17 (11_h) as CRT ID.

7.17 Zaxxon and Super Zaxxon

The Zaxxon and Super Zaxxon cartridges consists of one 4K ROM at 8000_h –9FFF_h (two mirrors) and two 8K ROM banks at $A000_h$ –BFFF_h. Reading at 8000_h –8FFF_h activates bank 0 and reading at 9000_h –9FFF_h activates bank 1.

The Chameleon hardware can only emulate 8 Kbyte ROMs. So when the Zaxxon ROM is loaded the first 4K needs to be duplicated in memory for the mirror at 9000_h –9FFF_h.

Chameleon Offset	Bank	C64 location
0000_h -0FFF _h		8000_h –8FFF $_h$
1000_h –1FFF $_h$		9000_h -9FFF _h (should be copy of 8000_h -8FFF _h)
2000_h –3FFF _h	0	$A000_h$ –BFFF $_h$
4000_h –5FFF $_h$	1	$A000_h$ –BFFF $_h$

CRT files containing (Super) Zaxxon ROMs should have $18 (12_h)$ as CRT ID.

7.18 Magic Desk

TODO

CRT files containing Magic Desk ROMs should have 19 (13_h) as CRT ID.

7.19 Super Snapshot 5

TODO

CRT files containing Magic Desk ROMs should have 20 (14_h) as CRT ID.

7.20 Comal-80

The Comal-80 cartridge has 4 banks of 16 Kb each that map at 8000_h –BFFF_h. The required bank can be selected by writing to any location in the range $DE00_h$ –DEFF_h.

Value Written	Bank Selected	Chameleon Offset
80_h	0	0000_h –3FFF $_h$
81_h	1	4000_h –7FFF _h
82_h	2	8000_h –BFFF $_h$
83_h	3	$C000_h$ -FFFF $_h$

CRT files containing Comal-80 ROMs should have 21 (15_h) as CRT ID.

7.21 Configuration registers

Address (I	Hex) Address (D	ec) Name Description
$D0F0_h$ bit	53488 settings	CFGCRT Cartridge emulation description
7-0		$\begin{array}{l} 00000000_b,\ 00_h = \mathrm{Off} \\ 00000001_b,\ 01_h = \mathrm{RetroReplay} \\ 0000001_b,\ 02_h = \mathrm{KCS}\ \mathrm{Power}\ \mathrm{Cartridge} \\ 00000011_b,\ 03_h = \mathrm{Final}\ \mathrm{Cartridge}\ 3 \\ 00000100_b,\ 04_h = \mathrm{Simons}\ \mathrm{Basic} \\ 00000110_b,\ 05_h = \mathrm{Ocean}\ \mathrm{type}\ 1 \\ 00000110_b,\ 06_h = \mathrm{Expert}\ \mathrm{Cartridge} \\ 00000111_b,\ 07_h = \mathrm{Fun}\ \mathrm{Play} \\ 00001011_b,\ 07_h = \mathrm{Fun}\ \mathrm{Play} \\ 00001011_b,\ 07_h = \mathrm{Game}\ \mathrm{System}\ (\mathrm{GS}),\ \mathrm{System}\ 3 \\ 00010000_b,\ 18_h = \mathrm{Super}\ \mathrm{Games} \\ 00010111_b,\ 0F_h = \mathrm{Game}\ \mathrm{System}\ (\mathrm{GS}),\ \mathrm{System}\ 3 \\ 00010000_b,\ 10_h = \mathrm{WarpSpeed} \\ 00010001_b,\ 11_h = \mathrm{Dinamic} \\ 00010010_b,\ 12_h = (\mathrm{Super})\ \mathrm{Zaxxon} \\ 00010010_b,\ 12_h = \mathrm{Magic}\ \mathrm{Desk} \\ 000100101_b,\ 15_h = \mathrm{Magic}\ \mathrm{Desk} \\ 00010101_b,\ 15_h = \mathrm{Comal-80} \\ 1111110_b,\ \mathrm{FC}_h = 16\mathrm{K}\ \mathrm{ROM}\ \mathrm{cartridge}\ \mathrm{at}\ 8000_h - \mathrm{BFFF}_h \\ 1111110_b,\ \mathrm{FD}_h = 16\mathrm{K}\ \mathrm{ROM}\ \mathrm{cartridge}\ \mathrm{at}\ 8000_h - 9\mathrm{FFF}_h \\ \mathrm{others} = \mathrm{reserved}\ \mathrm{for}\ \mathrm{future}\ \mathrm{use} \\ \end{array}$
${\rm D0F1}_h_{\rm bit}$	53489 settings	CFGSPI Clock-port and MMC64 Emulation description
7–6 5–4	Reserved, must be Clock port	0 00 = Off 01 = Clock port at $DE00_h$ - $DE0F_h$ 10 = Clock port at $DF20_h$ - $DF2F_h$ 11 = reserved
3	ROM source	$0 = \text{ROMs}$ are banked with MMU at $\text{D0A0}_h\text{-D0AF}_h$ 1 = C64 original Basic and Kernal ROMs are used This bit is only functional in cartridge mode. In standalone mode and on the C-One this bit should always be clear.
2	MMC64 active	01 = MMC64 Emulation
		10 = reserved 11 = MMC64 Emulation with extra bits combinations defined for access to RTC (Real Time Clock) and FlashRom.
$D0F5_h$	53493	CFGREU REU (Ram Expansion Unit) and geoRAM Emulation Config
bit	settings	description
7 6	Enable REU Enable geoRAM	0 = REU is disabled (off) $1 = \text{Enable REU}$ emulation and activate registers at $\text{DF00}_h\text{-DF0A}_h$ 0 = geoRAM is disabled (off) $1 = \text{Enable geoRAM}$ emulation and activate registers at $\text{DE00}_h\text{-DEFF}_h$, DFFE_h
5–3	geoRAM size	and DFFF _h $000_b = 64 \text{ KByte}$ $001_b = 128 \text{ KByte}$ $010_b = 256 \text{ KByte}$ $011_b = 512 \text{ KByte}$ $100_b = 1 \text{ MByte}$ $101_b = 2 \text{ MByte}$ $110_b = 4 \text{ MByte}$
2-0	REU memory size	$\begin{array}{l} 111_b = \text{reserved for future use} \\ 000_b = 128 \text{ KByte} \\ 001_b = 256 \text{ KByte} \\ 010_b = 512 \text{ KByte} \\ 011_b = 1 \text{ MByte} \\ 100_b = 2 \text{ MByte} \\ 101_b = 4 \text{ MByte} \\ 101_b = 8 \text{ MByte} \\ 110_b = 8 \text{ MByte} \\ 111_b = 16 \text{ MByte} \text{ (Note there is not enough RAM on C-One for this setting)} \end{array}$

7.22 Cartridge stacks and combinations

Unless a port expander is used only a single cartridge can be used in the Commodore 64 at any time. In Chameleon there are a variety of functions integrated into a single device. This makes it a lot more likely that multiple functions are selected and active at the same time. However the original cartridges on which the Chameleon functions are based on, were never designed to be used at the same time. So not all possible combinations make sense. There are some overlaps in memory areas and registers that each cartridge uses. So some functions will hide the registers and ROM images used by other functions when enabled.

The cartridge emulator engine in Chameleon assigns highest priority to the MMC64 registers and boot ROM. The freezer (or game) emulation has next priority followed by the clockport, any ram expander registers and simple ROMs. The internal ROMs (BASIC and Kernal) and system RAM have the lowest priority.

8 Menu mode

Menu mode is similar in function to a freezer cartridge, but is separate from the normal cartridge emulation logic. The mode is designed for configuration and control of the various aspects of the cartridge. Because it functions as a freezer it is possible to enter menu mode at any time and in most cases return to the original application again when done.

8.1 Entering menu mode

Menu mode can be entered in three different ways:

- The menu mode is active after a reset
- Pressing the freeze button longer as 0.7 seconds
- Writing 32 (20_h) into 53502 $(D0FE_h)$ while in configuration mode

8.2 Programming for menu mode

In menu mode the I/O space is always active (the CPU banking registers at address 0 and 1 have no effect in menu mode). Some Chameleon specific settings in the configuration registers at $D0F0_h$ – $D0FF_h$ are also over-ridden. Any changes made to those configuration registers therefore will only take effect when leaving the menu mode. In menu mode the REU and MMC64 emulations are always active and any freezers or game emulations are (temporarily) disabled.

In menu mode a total of 56 KByte of ROM and RAM memory is replaced. This allows utility functions to operate without disturbing the frozen program. The MMU can be used for banking additional memory in and out of the address space. The 56 KByte is build up from seven banks of 8 KByte each. The area $C000_h$ –CFFF $_h$ keeps it original mapping to MMU bank $0C_h$.

8.3 VIC-II memory access in menu mode

In menu mode the VIC-II accesses also go to the seven new 8K banks. However the character ROM accesses at 1000_h -1FFF_h and 9000_h -9FFF_h stay intact and access MMU bank $1D_h$. As there is no new memory at $C000_h$ -DFFF_h in menu mode, the VIC-II will gets it data from normal C64 MMU banks $0C_h$ and $0D_h$ on these addresses. Note that the CPU is not able to access any data (character ROM or RAM) at the memory range $D000_h$ -DFFF_h directly as the I/O space is always on top.

8.4 Differences between Menu and Configuration modes

In menu mode only the registers $D0FD_h$ and $D0FF_h$ are readable. All other configuration registers read as 255 (FF_h), unless the configuration mode is active at the same time as well. Also writes to $D0FE_h$ are possible without first enabling configuration mode. This allow the menu system to perform soft-resets and reconfiguration commands. It is therefore possible to detect menu mode by disabling the configuration mode and check if $D0FD_h$ is unequal to 255 (FF_h).

8.5 Extra 256 bytes of ROM or RAM

To facilitate the use of menu mode for other functions normally implemented in (freezer) cartridges an extra I/O area can be enabled. An extra space of 256 bytes can be enabled at $D700_h$ – $D7FF_h$, which normally is an unused mirror of the SID registers. This keeps the $DE00_h$ – $DFFF_h$ memory area (which often performs similair functions) empty for use by the catridge emulations. Once the $D7xx_h$ area is enabled with bit 5 of 53498 ($D0FA_h$), it stays active even in C64 mode. This allows basic or kernal vector hooks to point into this area, where extra trampoline-code can be placed to jump into menu mode (by writing 20_h into $D0FE_h$) perform the function and then leave menu mode again.

Take note that it is possible to have a stereo SID emulation mapped at $D700_h$ as well. The RAM or ROM has priority over any SID registers, making the stereo SID unavailable at this address. The recommended location for the stereo SID is $D420_h$, which doesn't overlap with any other Chameleon function.

8.6 Leaving menu mode

8.6.1 Leaving menu mode with RTI

To leave menu mode perform a read at address 53503 (D0FF_h). The configuration disable register at 53503 (D0FF_h) always contains the RTI opcode (64 or 40_h) when the menu (or configuration) mode is active. A read on that location turns off menu mode. One way to leave menu mode is to jump to D0FF_h and while the RTI opcode is fetched the memory configuration is restored. So the machine is in a same state before the menu mode was activated. The RTI instruction will fetch the program-counter and CPU state from the original stack and continues execution. However when menu mode is entered with a reset or under software control, the menu software is responsible to initialize the stack in such a way that the RTI can be used to leave the menu. Alternatively the menu application can run in a memory area that is uneffected by the switch, which is the range $C000_h$ -DFFF_h by default and perform a load operation at D0FF_h.

8.6.2 Leaving menu mode with reset

The other way to leave the menu mode is by performing a software reset by writing the value 165 or $166 \text{ (A5}_h\text{ or A6}_h)$ to $53502 \text{ (D0FE}_h)$.

8.7 Limitations

It is not recommended to change any cartridge emulation settings while in menu mode unless a (soft) reset is performed on exit. As changing cartridge type while it is in use might result in undefined behavior. This is especially true for freezer cartridges as these might have hooks installed into the basic and system vectors for basic enhancements and turbo loaders. Removing the cartridge without a reset will leave the vectors pointing into the void and crashing the machine.

To force a reset from software write the value 165 or 166 (A5_h or A6_h) into the register at 53502 (D0FE_h).

9 CPU Turbo/Accelerator

The 6510 CPU emulation inside the Chameleon can run faster as the normal 1 Mhz. Only CPU cycles where memory is accessed can be speed-up. When any registers are accessed the CPU needs to slow down and resynchronize to the C64 clock. This is true for all regster accesses in the $D000_h$ -DFFF $_h$ area. This includes color ram, CIA, VIC-II, SID and also the Chameleon specific registers.

The turbo can run at two speeds either double speed or maximum. At double speed there are two accesses in a single system cycle, when VIC-II accesses are turned off the timing is almost identical to the C128 in 2 Mhz mode. When the turbo is set to maximum the CPU uses all remaining free SDRAM cycles. The exact speed of the CPU will depend on the type of code executed and which RAM locations are accessed (which influences the cache hit rate) and how many other devices and controllers are activated inside Chameleon. Turning off unused blocks inside Chameleon will allow the CPU to run at faster speed. Especially the amount, depth and size of graphic layers active on the VGA display can have a great effect on the available memory bandwidth.

9.1 Turbo Configuration Register

Address	(Hex) Address (Dec	e) Name	Description		
$\begin{array}{c} \hline \text{D0F3}_h \\ \text{bit} \end{array}$	53491 settings	CFGTUR description	Turbo configuration		
7	Turbo Enable	0 = 1 Mhz mod 1 = Turbo mod			
6	Reserved, must be 0				
5	,		0 = Off 1 = "Turbo Enable" is mirrored at bit 0 of D030 _b		
4	Reserved, must be 0				
3–($3-0$ Turbo speed limit $0000_b = \text{CPU no}$ $0001_b = \text{CPU li}$ $0010_b = \text{CPU li}$ $0011_b = \text{CPU li}$ $0100_b = \text{CPU li}$ $0100_b = \text{CPU li}$ $0101_b = \text{CPU li}$ $0101_b = \text{CPU li}$ $0101_b = \text{CPU li}$ others = reserve Setting a speed lit can actually recache misses).		not limited, runs at maximum speed possible. Imited to 2x normal speed Imited to 3x normal speed Imited to 4x normal speed Imited to 5x normal speed Imited to 5x normal speed Imited to 6x normal speed Imited to 6x normal speed Imited to future use Ilimit determines the maximum speed the CPU is allowed to run, run slower if other factors slow it down (like I/O accesses or many Interval to the speed over the last 250 CPU cycles.		

10 Disk Drive Emulation

The Chameleon can emulate upto two 1541 disk-drives. These are known as drive 8 and drive 9, although the ID can be changed when there is also an external drive connected. Drive 8 emulates a standard 1541 drive with optional 8 Kbyte RAM expansion. The ROM size can be upto 32 Kbyte.

Drive 9 can also emulate a standard 1541 drive with optional 8 KByte RAM expansion, but can also switched into an enhanced mode. In this mode it has additional registers to access the MMU, MMC card and it can also control parts of the drive 8 emulation. This advanced drive is able to mount a D64 without going though the menu. This can have advantages when using the Chameleon as standalone drive emulator. Ofcourse other functions could be assigned that use MMC and IEC bus (printer emulation). This however will require additional software effort.

10.1 Drive Memory Map

10.2 Disk track layout

Each disk image in memory uses 320 KByte of memory. Each track is allocated 8 Kbyte and there can be upto 40 disk tracks. Although not all 8 Kbyte is used, it is easier to manage if each track starts on a power of 2 boundary.

The actual track lengths are as follows:

Track	Number of bytes
1 - 17	7696
18 – 24	7144
25 – 30	6672
31 – 40	6256

10.3 Drive Configuration Registers

11 SID Emulation

The Chameleon can emulate one or two SID chips. The two SID emulation is there to support stereo sid-tunes. Stereo SID can be enabled in cartridge mode even if the Commodore 64 only has one chip installed. In that case the internal SID chip plays the left channel only (writes to the right channel will not reach the chip). The second SID can be placed at a number of possible addresses in the memory map. The current supported choices are $D420_h$, $D500_h$, $D700_h$, $DF00_h$ or $DF00_h$. The recommanded value is $D420_h$ as that will not cause any conflicts with the various cartridge emulations.

12 Using a Second SID Chip

When the Commodore 64 has a second chip installed it can be activated as well. Now writes for the left channel go to the first SID chip and writes for the right channel will go to the second SID chip inside the machine. Because the machine was designed with only one SID, there is no standard for the address range for a second chip. Each stereo SID modification will be different. Chameleon supports many possible address locations that can be configured to accommodate most existing stereo SID configurations. Note that this address is only used when addressing the chip and that address can be completely different from where the stereo SID is visible in Chameleon address space.

This dual addressing allows an easy modification to the machine by using one of the IOe or IOf lines as chip-select for the second SID, whithout causing any address conflicts for freezer emulation in the Chameleon. Note that some freezer cartridge emulations or memory expansions might make the second SID unaddressable if it is mapped at $DE00_h$ or $DF00_h$. The cartridge emulation always has higher priority. Here the remapping comes at the rescue as Chameleon can map the second chip at a different (not conflicting) address. The recommanded value is $D420_h$ as that will not cause any conflicts with the various cartridge emulations.

The current beta firmware of the Chameleon doesn't emulate the SID filters correctly. It is recommended to use the audio output of the real SID chip(s) if possible.

12.1 SID Configuration Register

Address (1	Address (Hex) Address (Dec)		Description
$\begin{array}{c} \hline \text{D0F4}_h \\ \text{bit} \end{array}$	53492 settings	CFGSID description	SID emulation
7 6	Reserved, must be 0 SID type	$0 = \text{Emulate } 6581 \text{ SID-Chip}(s) \\ 1 = \text{Emulate } 8580 \text{ SID-Chip}(s) \\ \text{Not implemented in beta firmware, must be set to } 0! \\ \text{Specify where the second SID chip is located inside the C64 memory space.} \\ 000_b = \text{Single SID in C64} \\ 001_b = \text{Second SID in C64 at D420}_h \\ 010_b = \text{reserved} \\ 100_b = \text{Second SID in C64 at D500}_h \\ 101_b = \text{Second SID in C64 at D700}_h \\ 110_b = \text{Second SID in C64 at DF00}_h \\ 111_b = \text{Second SID in C64 at DF00}_h \\ \text{For C-One use "000" when zero or one SID-Chip is placed and "001" when both SID-Chips are present.} \\ \text{For stereo SID chip to properly work you also need to turn Chameleon SID emulation in stereo mode.} \\ \text{Specify if and where the second SID must be placed in chameleon memory space. This doesn't have to be the same address as a second SID chip inside the C64 as Chameleon can translate the address automatically. 000_b = \text{Emulate single SID} \\ 001_b = \text{Emulate stereo SID use A}_5 \text{ for selection } (\text{D420}_h, \text{D460}_h, \text{D4A0}_h \dots) \\ 010_b = \text{Eserved} \\ 010_b = \text{Emulate stereo SID use A}_9 \text{ for selection } (\text{D5xx}_h, \text{D7xx}_h) \\ 101_b = \text{Same as setting } 100_b (\text{D5xx}_h, \text{D7xx}_h) \\ 101_b = \text{Emulate stereo SID use A}_9 \text{ for selection } (\text{D50}_h) \\ \text{D11}_b = \text{Emulate stereo SID use IO1 for second SID } (\text{DE00}_h) \\ \text{D11}_b = \text{Emulate stereo SID use IO2 for second SID } (\text{DF00}_h) \\ \text{Others} = \text{reserved for future use} \\ \text{When only a single SID chip is emulated (setting "000") it is played through both audio output channels in mono.} \\ \text{For any of the stereo settings, the first SID-Chip emulation is played through the left audio output channel and is always located in memory at D400_h. The second SID-Chip emulation is played through the left audio output channel in played through the right audio output channel.} \\ \text{Potention of the property of the second SID-Chip emulation is played through the left audio output channel in played through the right audio output channel.} \\ Potention of the property of the property $	
5–3	Stereo SID in C64		
2-0	Stereo SID (emulation)		

13 VIC-II Emulation

Inside the Chameleon is a replica of the VIC-II chip. This is the chip that generates the video picture. The replica allows the picture to be captured in a framebuffer and then shown on the VGA screen.

In cartridge mode the Chameleon also send the data fetched from its memory to the VIC-II inside the Commodore 64 machine. The machine is put into Ultimax mode and then one of the highest address lines is driven low during VIC-II fetches. This disables all internal Commodore 64 memory and ROMs accesses. Now data from the Chameleon memory can be send to the VIC-II. This trick uses a previously undocumented mode of the Commodore 64. It allows the memory map to be changed with the MMU and still keep an identical picture on both the original video output and the VGA connector. Everything can be moved and relocated in memory except for the color-RAM, as that is a separate SRAM inside the machine and only accessable through reads and writes at $D800_h$ – $DBFF_h$.

13.1 Commodore 128 Incompatibility

The undocumented mode used by the Chameleon to feed the VIC-II chip is unfortunately not available on any of the Commodore 128 machines. It makes Chameleon strictly a Commodore 64 only cartridge even though the cartridge port and the signals on it are defined the same for all the different machine types.

The equivalent PLA logic equations required are simply not there in the Commodore 128 logic chips. Even if the machine is put into "GO64" mode by holding EXROM low on the cartridge port it will fail to accept the external data. The resulting bus-conflicts are dangerous for both the

Chameleon cartridge and the logic chips inside the Commodore 128. It is unwise to experiment as unrepairable damage can occur to your equipment.

13.2 Framebuffer

The VIC-II emulation writes the graphics into a framebuffer. The location of the framebuffer in memory is controlled by MMU bank 28 ($1C_h$). The framebuffer has a fixed size of 256 KByte and must be placed in memory on an 8 byte boundary (lowest 3 bits must be 0). It is 512 pixels wide and 1024 lines high, each pixel uses 4 bits to store one out of 16 colors. Not all memory locations are used and which ones depends on the VIC-II type (PAL or NTSC) and if double buffering is enabled in the core. For the current beta cores the double buffer logic is disabled, currently leaving half of the framebuffer unused.

13.3 VIC-II Emulation Registers

Address (Hex) Address (Dec)	Name	Description
$\overline{\mathrm{D0F2}_h_{\mathrm{bit}}}$	53490 settings	CFGVIC description	VIC-II Emulation Config
7	VIC-II Read Enable	0 = Off 1 = Perform	memory accesses for VIC-II
6	6 Frame buffer Enable 0		emulation writes graphics to framebuffer (MMU slot $1C_h$)
5	reserved, must be 0	_	
4	Force side-border open	0 = Not force	ced open
	1		rder is forced open (turbo mode must be on!)
3	1 \		* (
2-0	,		(63 columns, 312 lines)
		001 = Reser	ved
		010 = NTSC	C (65 columns, 263 lines)
		011 = Old-N	UTSC (64 columns, 262 lines)
		1xx = Reser	, ,
		These bits as mode and or	re read-only in cartridge mode. They can be changed in standalone in the C-One.

14 Using the Onboard Flash Memory

15 Using the RTC (Real Time Clock) Chip

16 PS/2 Keyboard connector

A PS/2 compatible keyboard can be connected to the Chameleon by using the purple connector on the break-out cable. The keyboard should be connected before applying power to the Chameleon, PS/2 devices are not hot-pluggable.

In cartridge mode the PS/2 keyboard can be used in parallel with the C64 keyboard, both operate at the same time. Besides the keyboard function it also emulates a joystick on the numeric-keypad. The NUM-LOCK key toggles between emulating a joystick on port 1 or port 2.

16.1 PS/2 Keyboard layout

PS/2 keyboard	C64 function	PS/2 keyboard	C64 function
ALT	C= key	NUM-LOCK	Select port 1 or port 2
ESCAPE	RUN/STOP	Numeric 0	Joystick Fire Button
F1	F1	Numeric 1	Joystick Left + Down
F2	RShift + F1	Numeric 2	Joystick Down
F3	F3	Numeric 3	Joystick Right + Down
F4	RShift + F3	Numeric 4	Joystick Left
F5	F5	Numeric 6	Joystick Right
F6	RShift + F5	Numeric 7	Joystick Left + Up
F7	F7	Numeric 8	Joystick Up
F8	RShift + F8	Numeric 9	Joystick Right + Up
F9	£	F11	Left cartridge button
F10	+	F12	Middle (Freeze) cartridge button
PAUSE	RESTORE	Print Screen	Right (Reset) cartridge button
\sim	⇐		Tugne (Tessee) carefrage saccen
	_		
= / +	=		
Home	HOME/CLR		
Backspace	DEL/INST		
[/ {	@		
] / }	*		
\ /	<u> </u>		

Take note that it is possible with the keyboard to press both "Joystick Left" and "Joystick Right" at the same time (same is true for up and down). There are a few games that crash when you do so. Don't blame Chameleon for the crash, but the programmer that wrote the fragile game code.

17 PS/2 Mouse connector

A PS/2 compatible mouse can be connected to the Chameleon by using the green connector on the break-out cable. The mouse should be connected before applying power to the Chameleon, PS/2 devices are not hot-pluggable. Both two buttons mice and three buttons mice with scroll-wheel (known as intelli-mouse) can be used. The type of mouse connected is automatically detected by the Chameleon hardware.

The Chameleon emulates a commodore 1351 mouse. The optional scroll-wheel is mapped compatible with the Micromys PS/2 mouse adapter. Therefore the mouse emulation is compatible with most exisiting software packages that have mouse support.

Mouse emulation can be used both in cartridge and standalong mode. The mouse normally plugs into joystick port 1 and uses the paddle inputs (and corresponding converters in the SID) for X and Y movement information. Therefore if used in cartridge mode, any paddles or other analog controllers connected to the joystick ports will not function. To prevent conflicts the mouse emulation can be completely switched off by setting bit 5 of configuration register 53500 (D0FC $_h$). Set bit 4 of the configuration register if the software requires the mouse on joystick port 2.

17.1 Emulation Behavior

The range of possible values for the emulated mouse is 82 to 209 when reading the SID registers for the potX and potY. The following table shows how the mouse maps to the joystick port.

Mouse action	Bit in CIA register	Joystick Movement	Comment
Left button	4	Fire	
Right button	0	Up	
Middle button	1	Down	
Scroll up	2	Left	50 ms long pulse (pulses are at least 50 ms apart)
Scroll down	3	Right	50 ms long pulse (pulses are at least 50 ms apart)

18 Infrared remote (CDTV)

Chameleon can be controlled with an Amiga CDTV compatible IR remote. The keys on the remote are mapped to C64 joystick and key presses. See following table for the mapping of the keys.

Infrared CDTV remote key	C64 function
1	F1
2	RShift + F1
3	F3
4	RShift + F3
5	F5
6	RShift + F5
7	F7
8	RShift + F7
9	RUN/STOP
0	Spacebar
ESCAPE	arrow left
ENTER	RETURN
REW	cursor left (RShift + right)
PLAY/PAUSE	cursor up (RShift + down)
FF	cursor right
STOP	cursor down
GENLOCK	Left push button
CD/TV	Middle push button (Freeze/Menu)
POWER	Right push button (Reset/Reboot)
Vol Up	+
Vol Down	-
Switch in MOUSE position	Joystick 1
Switch in JOY position	Joystick 2
A	Fire
В	Auto fire (8 Hz)

19 Complete register map

Add	ress (Hex) Address	(Dec) Name	Description
D040 D041 D042	1_h			VGA Visual X-size ₇₀ VGA Visual Y-size ₇₀ VGA Visual size upper bits
	bit	settings	description	Tr.
	7-4 3-0	visual Y-size ₁₁₈ visual X-size ₁₁₈		

³⁰

$D043_h$ $D044_h$ $D045_h$				VGA total X-size ₇₀ VGA total Y-size ₇₀ VGA total size upper bits
bit	settings	descriptio	n	· control of the cont
$7-4 \\ 3-0$	$\begin{array}{c} total \ Y\text{-}size_{118} \\ total \ X\text{-}size_{118} \end{array}$			
$D046_h$				VGA HSync start ₇₀
$D047_h$ $D048_h$				VGA HSync end ₇₀ VGA HSync upper bits
bit	settings	description	on	VGA Hayne upper bits
7-4 3-0	HSync end ₁₁₈ HSync start ₁₁₈			
$D049_h$				VGA VSync start ₇₀
$D04A_h$				VGA VSync end ₇₀
$D04B_h$	settings	description	on	VGA VSync upper bits
7-4 3-0	VSync end ₁₁₈ VSync start ₁₁₈			
$D04C_h$				Select current object
				Object registers are at $D050_h$ - $D05F_h$
$D04D_h$				First object to render
$D04E_h$ $D04F_h$				Last object to render
$D04F_h$ bit	settings		description	Polarity and Pixel-clock
7	VSync polarity		0 = negati	ve sync
6	HSync polarity		1 = positive 0 = negation 1 = positive 1	ve sync
5	Enable VGA VSy	nc Interrup	t = 0 = disable	ed
4	VGA VSync Inter	rrupt status	1 = enable 0 = no integral	
			1 = pendir Interrupt s	$_{ m color}$ status is cleared on any write to D04F $_h$
3-0	Pixel-clock freque	ency	0000 = 25. 0001 = 31.	
			0010 = Re	served for future use
			$0011 = \text{Re} \\ 0100 = 50$	served for future use Mhz
				served for future use served for future use
			0111 = Re	served for future use
			1000 = 94. 1001 = Re	4 Mhz served for future use
				deserved for future use
$D050_h$		53328	COPXL	X position ₇₀
$D051_h$		53329	COPYL	Y position ₇₀
$D052_h$	settings	53330 description	СОРҮХН	position upper bits
$\frac{7-4}{3-0}$	Y position ₁₁₈ X position ₁₁₈	description	•	
$D053_h$		53331	COPWL	X size ₇₀
$D054_h$			COPHL	Y size ₇₀
		53333	COPHWH	size upper bits
$D055_h$	-	cription		
bit 7-4	Y size ₁₁₈			
bit 7-4 3-0	$X \text{ size}_{118}$		CODITI	Time in many and large
$ \frac{\text{bit}}{7-4} $ $ 3-0 $ $ D056_{h} $	X size ₁₁₈ 53334		COPLIL	Line increment low
bit 7-4 3-0	$X \text{ size}_{118}$		COPLIL COPLIH COPMMU	Line increment low Line increment high MMU slot

$D059_h$	53337	Stretch and flip
bit	settings	description
7	Vertical flip	0 = normal
6-4	stretch	1 = flipped / mirror 000 = normal size
		001 = double height pixels 010 = 4x height pixels
		010 = 4x height pixels $011 = 8x$ height pixels
		100 = 16x height pixels
3	Horizontal flip	others = Reserved for future use $0 = \text{normal}$
	1	1 = flipped / mirror
2-0	stretch	000 = normal size 001 = double width pixels
		010 = 4x width pixels
		011 = 8x width pixels 100 = 16x width pixels
		others = Reserved for future use
$D05A_h$	53338	Horizontal smooth scroll (in pixels)
$D05B_h$	53339	Vertical smooth scroll (in lines)
$D05C_h$	53340	Palette offset
$D05D_h$	53341	*** free ***
$D05E_h$	53342	Group and Alpha
bit	settings	description
$_{6-4}^{7}$	– Collision group	Selects group for collision detection
3-0	Alpha	Alpha-blending value in 6% steps (1/16th)
		0000 = Fully opaque (100% new)
		1111 = 6% of the new color and $94%$ of background
$D05F_h$	53343	Mode selection
bit	settings	description
7	Command	0 = Render bitmap graphics
When	n bit 7 (command)	1 = Define tile-set or mask
6	Clip rectangle	0 = use existing clip rectangle
		 1 = Set new clip rectange from object position and dimensions. All following objects will clip to the boundary of this object.
5	Use masking	0 = No masking
4	Enable color di	1 = Use previously set mask ither $0 = 5$ bits color channels (truncated)
4	Eliable color di	1 = 8 bits color channels (dithered)
3	Color keying	0 = object is fully opaque. 1 = color 0 is transparent.
2-0	Color depth	000 = Solid color
		001 = 1 bit/pixel, 2 palette colors 010 = 2 bits/pixel, 4 palette colors
		010 = 2 bits/pixel, 4 palette colors 011 = 4 bits/pixel, 16 palette colors
		100 = 8 bits/pixel, 256 palette colors
		101 = 16 bits/pixel, 32768 color mode 110 = 8 bits/tile, 256 tiles
Who	n hit 7 (aammand)	111 = 16 bits/tile, 256 tiles with palette offset
TBD	n bit 7 (command)	15 1
$D0A0_h$	53408	Address offset bits A ₇ –A ₀ of current MMU slot
$D0A0_h$ $D0A1_h$	53409	Address offset bits A_{15} – A_{8} of current MMU slot
$D0A1_h$ $D0A2_h$	53410	Address offset bits A_{23} – A_{16} of current MMU slot
$D0A3_h$	53411	Address offset bit A_{24} of current MMU slot
bit	settings	description
7	read-only	0 = Block of memory can be read and written
6-1	Reserved for add	1 = Block of memory is read-only dress extension, must be set to 0
0	Address offset bi	it A ₂₄
$D0A4_h - D$	$00AE_{h}$ 53412	-53422 Reserved for future use

```
D0AF_h
                                  53423
                                                                                            Select MMU slot
          bit.
                     settings
                                             description
          7-0
                                             00_h = C64 \text{ r/w memory at } 0xxx_h
                     Current slot
                                             01_h = C64 \text{ r/w memory at } 1xxx_h
                                             02_h = C64 \text{ r/w memory at } 2xxx_h
                                             03_h = C64 \text{ r/w memory at } 3xxx_h
                                             04_h = C64 \text{ r/w memory at } 4xxx_h
                                             05_h = C64 \text{ r/w memory at } 5xxx_h

05_h = C64 \text{ r/w memory at } 5xxx_h

06_h = C64 \text{ r/w memory at } 6xxx_h
                                             07_h = C64 \text{ r/w memory at } 7xxx_h
                                             08_h = C64 \text{ r/w memory at } 8xxx_h
                                             09_h = C64 \text{ r/w memory at } 9xxx_h
                                             0A_h = C64 \text{ r/w memory (under basic)} at Axxx_h
                                             0B_h = C64 \text{ r/w memory (under basic)} at Bxxx_h

0C_h = C64 \text{ r/w memory} at Cxxx_h
                                             0D_h = C64 \text{ r/w memory (under I/O) at } Dxxx_h
                                             0E_h = C64 \text{ r/w memory (under kernal)} at Exxx_h

0F_h = C64 \text{ r/w memory (under kernal)} at Exxx_h
                                             10_h \! = \! \mathrm{REU}internal memory (upto 16 MByte)
                                             11_h = geoRAM internal memory (upto 4 MByte)

12_h = Freezer/Game cartridge RAM
                                             13_h = Freezer/Game cartridge ROM
                                             15h = Freezer/Game carriage ROM (8 KByte) 14h = MMC64 cartridge ROM (8 KByte) 15h = *** reserved *** 16h = *** reserved *** 17h = *** reserved for tape ***
                                             18_h = Drive 8 RAM/ROM (64 KByte)

19_h = Drive 9 RAM/ROM (64 KByte)
                                             1A_h = *** reserved for drive 9 ** 1B_h = *** reserved ***
                                             1C_h = VIC-II Frame-buffer location
                                             10_h = \text{Character ROM (4 KByte)}

1E_h = \text{ROM at A000}_h\text{-BFFF}_h (BASIC, 8 KByte)

1F_h = \text{ROM at E000}_h\text{-FFFF}_h (KERNAL, 8 KByte)

20_h = \text{C64 r/w memory at }0000_h\text{-1FFF}_h in menu-mode
                                             21_h = C64 \text{ r/w} memory at 2000_h-3FFF<sub>h</sub> in menu-mode
                                             22h = C64 \text{ r/w memory at } 2000h^{-3}\text{FF}h in menu-mode 23_h = C64 \text{ r/w memory at } 4000_h^{-3}\text{FF}h in menu-mode 24_h = C64 \text{ r/w memory at } 8000_h^{-3}\text{FF}h in menu-mode 25_h = C64 \text{ r/w memory at } 8000_h^{-3}\text{FF}h in menu-mode 25_h = C64 \text{ r/w memory at } 4000_h^{-3}\text{FF}h in menu-mode 26_h = C64 \text{ r/w memory at } 1000_h^{-3}\text{FF}h in menu-mode
                                             26_h = C64 \text{ r/w memory at } E000_h\text{-FFFF}_h in menu-mode
                                             27_h = \text{ROM or RAM at D}700_h - \text{D}7\text{FF}_h
                                             28_h = Drive 8 Disk tracks for virtual floppy 1
                                             29_h= Drive 8 Disk tracks for virtual floppy 2
                                             2A<sub>h</sub>= Drive 8 Disk tracks for virtual floppy 3
                                             2B_h = Drive 8 Disk tracks for virtual floppy 4
                                             2C_h = \text{Drive 9 Disk tracks for virtual floppy 1}
                                             2D_h = Drive 9 Disk tracks for virtual floppy 2
                                             2E_h = Drive 9 Disk tracks for virtual floppy 3
                                             2F_h = Drive 9 Disk tracks for virtual floppy 4
                                             30_h-FF<sub>h</sub>= *** Free for applications **
D0F0_h
                                  53488
                                                                   CFGCRT
                                                                                            Cartridge emulation
                                                  description
          bit
                     settings
                     Cartridge Type
                                                  00000000_b, 00_h = Off
                                                  00000001_b, 01_h = \text{RetroReplay}
                                                  00000010_b, 02_h = KCS Power Cartridge
                                                  00000011<sub>b</sub>, 03_h = Final Cartridge 3 00000100<sub>b</sub>, 04_h = Simons Basic
                                                  00000101_b, 05_h = \text{Ocean type } 1
                                                  00000110_b, 06_h = \text{Expert Cartridge}
                                                  00000111_b, 07_h = \text{Fun Play}
                                                  00001000_b,\,08_h = Super Games
                                                  00001111<sub>b</sub>, 0F_h = Game System (GS), System 3 00010000_b, 10_h = WarpSpeed
                                                  00010001_b, 11_h = Dinamic
                                                  00010010_b, 12_h = (Super) Zaxxon
                                                  00010011_b,\,13_h\,=\,\mathrm{Magic\ Desk}
                                                  00010100_b,\,14_h = Super Snapshot 5
                                                  00010101_b, 15_h = Comal-80
111111100_b, FC_h = 16K ROM cartridge at 8000_h–BFFF_h
                                                  11111101<sub>b</sub>, FD_h = 16K ROM cartridge in Ultimax mode
                                                  11111110<sub>b</sub>, FE_h = 8K ROM cartridge at 8000_h–9FFF_h
                                                  others = reserved for future use
```

$D0F1_h$ bit	53489 settings	CFGSPI Clock-port and MMC64 Emulation description			
7–6 5–4	Reserved, must be 0 Clock port	00 = Off $01 = \text{Clock port at DE}00_h - \text{DE}0F_h$ $10 = \text{Clock port at DF}20_h - \text{DF}2F_h$			
3	ROM source	11 = reserved $0 = \text{ROMs}$ are banked with MMU at $\text{D0A0}_h\text{-D0AF}_h$ 1 = C64 original Basic and Kernal ROMs are used This bit is only functional in cartridge mode. In standalone mode and on the C-One this bit should always be clear.			
2	MMC64 active	Note that the character ROM is always emulated and never the C64 original. $0 = \text{MMC64}$ active (Copy of bit 7 in DF11 _h) $1 = \text{MMC64}$ disabled (DF1x _h registers are invisible) This bit can only be toggled in DF11 _h after unlocking, while it can be accessed here at any time.			
1-0	MMC64 Emulation, SP	On reset this bit is set to 1 if MMC64 emulation is disabled (bits 1–0 are zero) and 0 when emulation is enabled. If 00 = Off 01 = MMC64 Emulation 10 = reserved 11 = MMC64 Emulation with extra bits combinations defined for access to RTC (Real Time Clock) and FlashRom.			
$D0F2_h$	53490	CFGVIC VIC-II Emulation Config			
bit	settings	description			
7	VIC-II Read Enable	0 = Off			
6	Frame buffer Enable	1 = Perform memory accesses for VIC-II 0 = Off 1 = VIC-II emulation writes graphics to framebuffer (MMU slot $1C_h$)			
5 4	reserved, must be 0 Force side-border open	0 = Not forced open 1 = Side-border is forced open (turbo mode must be on!)			
3 2-0	reserved, must be 0 VIC-II type	-000 = PAL (63 columns, 312 lines) 001 = Reserved 010 = NTSC (65 columns, 263 lines) 011 = Old-NTSC (64 columns, 262 lines) 1xx = Reserved These bits are read-only in cartridge mode. They can be changed in standalone mode and on the C-One.			
$D0F3_h$ bit	53491 settings	CFGTUR Turbo configuration description			
7	Turbo Enable	0 = 1 Mhz mode 1 = Turbo mode active			
6 5	Reserved, must be 0 VIC-II turbo bit	0 = Off 1 = "Turbo Enable" is mirrored at bit 0 of $D030_h$			
4 3-0	Reserved, must be 0 Turbo speed limit	$0000_b = \text{CPU not limited, runs at maximum speed possible.} \\ 0001_b = \text{CPU limited to } 2\text{x normal speed} \\ 0010_b = \text{CPU limited to } 3\text{x normal speed} \\ 0011_b = \text{CPU limited to } 4\text{x normal speed} \\ 0100_b = \text{CPU limited to } 5\text{x normal speed} \\ 0101_b = \text{CPU limited to } 6\text{x normal speed} \\ 0101_b = \text{CPU limited to } 6\text{x normal speed} \\ 0101_b = \text{cpu limited to } 6\text{x normal speed} \\ 0101_b = cpu limite$			
$D0F4_h$	53492	CFGSID SID emulation			

_	bit	settings	description			
	7 6	Reserved, must be 0 SID type	0 = Emulate 6581 SID-Chip(s) 1 = Emulate 8580 SID-Chip(s)			
	5–3	Stereo SID in C64	Not implemented in beta firmware, must be set to 0! Specify where the second SID chip is located inside the C64 memory space. $000_b = \text{Single SID}$ in C64 $001_b = \text{Second SID}$ in C64 at D420 $_h$ $010_b = \text{reserved}$ $011_b = \text{reserved}$ $010_b = \text{Second SID}$ in C64 at D500 $_h$ $101_b = \text{Second SID}$ in C64 at D700 $_h$ $110_b = \text{Second SID}$ in C64 at DE00 $_h$ $111_b = \text{Second SID}$ in C64 at DE00 $_h$ $111_b = \text{Second SID}$ in C64 at DF00 $_h$ For C-One use "000" when zero or one SID-Chip is placed and "001" when both SID-Chips are present. For stereo SID chip to properly work you also need to turn Chameleon SID emulation in stereo mode.			
	2–0 Stereo SID (emulation)		Specify if and where the second SID must be placed in chameleon memory space. This doesn't have to be the same address as a second SID chip inside the C64 as Chameleon can translate the address automatically. $000_b = \text{Emulate single SID}$ $001_b = \text{Emulate stereo SID use A}_5 \text{ for selection } (\text{D420}_h, \text{D460}_h, \text{D4A0}_h \dots)$ $010_b = \text{Emulate stereo SID use A}_5 \text{ for selection } (\text{D5xx}_h, \text{D7xx}_h)$ $101_b = \text{Famulate stereo SID use A}_9 \text{ for selection } (\text{D5xx}_h, \text{D7xx}_h)$ $110_b = \text{Emulate stereo SID use IO1 for second SID } (\text{DE00}_h)$ $111_b = \text{Emulate stereo SID use IO2 for second SID } (\text{DF00}_h)$ others = reserved for future use When only a single SID chip is emulated (setting "000") it is played through both audio output channels in mono. For any of the stereo settings, the first SID-Chip emulation is played through the left audio output channel and is always located in memory at D400_h. The second SID-Chip emulation is played through the right audio output channel.			
D0F	5_h	53493	CFGREU REU (Ram Expansion Unit) and geoRAM Emulation Config			
_	bit	settings	description			
	7	Enable REU	0 = REU is disabled (off)			
	6	Enable geoRAM	1 = Enable REU emulation and activate registers at $DF00_h$ - $DF0A_h$ 0 = geoRAM is disabled (off) 1 = Enable geoRAM emulation and activate registers at $DE00_h$ - $DEFF_h$, $DFFE_h$			
	5-3	geoRAM size	and DFFF _h $000_b = 64 \text{ KByte}$ $001_b = 128 \text{ KByte}$ $010_b = 256 \text{ KByte}$ $011_b = 512 \text{ KByte}$ $100_b = 1 \text{ MByte}$ $101_b = 2 \text{ MByte}$ $101_b = 4 \text{ MByte}$ $111_b = \text{reserved for future use}$			
	2-0	REU memory size	$\begin{array}{l} 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ $			
D0F	6_h	53494	CFG??? Reserved			
D0F		53495	CFGDSK Disk images			
-	bit 7.6	Disk 9 floppy range	Number of fleppy images for drive 0			
	7-6 5-4 3-2 1-0	Disk 9 floppy range Disk 9 floppy select Disk 8 floppy range Disk 8 floppy select	Number of floppy images for drive 9 Select floppy image for drive 9 Number of floppy images for drive 8 Select floppy image for drive 8			
D0F8	8_h bit	53496 settings	CFGFD0 Drive emulation description			
-	7-6	Enable virtual-drive	CPU 00 = drive cpu stopped			
	5	Drive door	01 = drive cpu running 0 = Drive door closed 1 = Drive door open			
	$\frac{4-3}{2}$	Reserved, must be 0 Drive memory size	0 = 2 Kbyte (default)			
	1-0	Drive ID jumpers	1 = 8 Kbyte 00 = drive device id is 8 01 = drive device id is 9 10 = drive device id is 10			
			11 = drive device id is 11			

$\mathrm{D0F9}_{h}_{\mathrm{bit}}$	53497 settings	CFGFD1 description	Reserved for second drive
7-6 5 4-3 2	Enable virtual-drive O Drive door Reserved, must be 0 Drive memory size	$\begin{array}{ccc} \mathrm{CPU} & 00 = \mathrm{drive\ cpu} \\ 01 = \mathrm{drive\ cpu} \\ 0 = \mathrm{Drive\ door} \\ 1 = \mathrm{Drive\ door} \\ - \\ 0 = 2\ \mathrm{Kbyte\ (d)} \end{array}$	running closed open
1-0	Drive ID jumpers	1 = 8 Kbyte 00 = drive devi 01 = drive devi 10 = drive devi 11 = drive devi	ce id is 9 ce id is 10
${\mathop{\rm D0FA}}_h_{\mathop{\rm bit}}$	53498 settings	CFGREG	Enable Chameleon registers description
7-6	reserved, must be 0		_
5	_	AM or ROM at $\mathrm{D}700_h$	$0 = D700_h$ –D7FF _h has SID mirrors 1 = RAM or ROM with banking and trampoline-code for the menu is mapped at $D700_h$ –D7FF _h
4 3	reserved, must be 0 Palette Registers Ena	ble	$\stackrel{-}{0}$ = VIC-II chip mirrors at D100 $_h$ -D3FF $_h$ 1 = Palette registers are at D100 $_h$ -D3FF $_h$
$\frac{2}{1}$	reserved, must be 0 Enable Bank/MMU re	oristers	$0 = \text{VIC-II chip mirrors at } D0A0_h - D0AF_h$
0	Enable VGA Controll		$ \begin{array}{l} 0 = \text{ViC-I Chip limitors at } \text{Dotto}_h \text{ Dotto}_h \\ 1 = \text{Chameleon Bank/MMU registers at } \text{D0A0}_h - \text{D0AF}_h \\ 0 = \text{VIC-II chip mirrors at } \text{D040}_h - \text{D07F}_h \\ 1 = \text{VGA/COP registers at } \text{D040}_h - \text{D07F}_h \\ \end{array} $
$D0FB_h$	53499	CFGBTN	Debug info and Buttons
bit	settings	description	
7-6 5-4 3-0	Debug info on VGA Reserved, must be 0 Left button configura:	top of the screen 10 = Show men 11 = Show all of screen space).	nory and cache load and also main 6510 CPU state on the
5-0	short	51011	long
	0000 Menu 0001 Cartridge On/Off 0010 Toggle Turbo On/Off 0100 Disk change drive 8 (next) 0101 Disk change drive 9 (next) others		Cartridge Prg (expert) Disk change drive 8 (first) Disk change drive 9 (first) *** reserved ***
$D0FC_h$	53500	CFGIO	I/O and IEC configuration
bit	settings	description	
7	IEC port	1 = Chameleon IEC b system By setting this bit, t In this mode the Cha	bus connected to virtual CIAs bus and any emulated disk-drives are disconnected from the he Chameleon IEC bus is disconnected from the C64 side. meleon can function as a 1541 drive emulator. This feature e C-One due to a hardware limitation.
6	IEC reset	0 = Normal operation	
5	PS/2 mouse enable	0 = Autodetect mous	is on PS/2 port and activate 1351 emulation if found.
4	PS/2 mouse port	0 = Mouse emulation 1 = Mouse emulation	on port 1
3	IR receiver	0 = IR is enabled (on $1 = IR$ is disabled (of	n)
2	Menu-mode on reset	0 = Reset to C64 mo	
1 0	Reserved, always 0 C64 IEC bus	0 = C64 IEC bus action $1 = C64$ IEC bus inaction.	ive

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$D0FD_h$	53501	CFGDIS	A write (any value) leaves configuration mode. A read returns current flash slot where the FPGA image is started from.
7	bit	settings	description	Started Holli.
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	-		0 = VGA emulat 1 = Error, VGA This bit has a va	and VIC-II chip not in sync.
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			1 = Slot number This bit should the initialization	is valid always be 1. If 0 it means the USB micro didn't respond to request. It might have crashed or there is a hardware fault
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	3-0	Flash slot	One of 16 slots v	where the FPGA started from.
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\mathrm{D0FE}_h$	53502	CFGENA	configuration mode write 16 to 31 $(10_h \text{ to } 1F_h)$ to reconfigure the FPGA with a new core. The 4 lower bits specify the slot number in the onboard flash. Write 32 (20_h) in configuration mode to force menu mode. Write 165 $(A5_h)$ to reset machine. Write 166 $(A6_h)$
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$D0FF_h$	53503	CFGRTI	A write (any value) leaves configuration mode. A
$ \begin{array}{ c c c c } \hline \textbf{Action Replay / RetroReplay} \\ \hline \textbf{DE00}_h & 56832 & RRCTRL & RR control register (on write) \\ \hline \textbf{bit} & settings & description \\ \hline \textbf{7} & A15 & ROM address line 15 \\ \hline \textbf{6} & ROM/RAM & 0 = ROM \\ 1 = RAM \\ 4 & A14 & ROM/RAM address line 14 \\ 33 & A13 & ROM/RAM address line 13 \\ 2 & Disable & Write 1 to disable cartridge \\ \hline \textbf{1} & EXROM \\ 0 & GAME (inverted) \\ \hline \textbf{DE01}_h & 56833 & RREXTD & RR extended control register (on write) \\ \hline \textbf{bit} & settings & description \\ \hline \textbf{7} & A15 & ROM address line 15 (mirror of DE00_h) \\ \textbf{6} & REU Compatibility & 0 = Standard memory map \\ \hline \textbf{5} & Not implemented, must be set to 0 \\ \textbf{4} & A14 & ROM/RAM address line 14 (mirror of DE00_h) \\ \textbf{3} & A13 & ROM/RAM address line 14 (mirror of DE00_h) \\ \textbf{2} & Not implemented, must be set to 0 \\ \textbf{1} & AllowBank & 0 = no RAM banking in DE02_h -DFFF_h area \\ \textbf{1} & Enable RAM banking in DE02_h -DFFF_h area \\ \textbf{0} & Not implemented, must be set to 0 \\ \textbf{0} & = no RAM banking in DE02_h -DFFF_h area \\ \textbf{1} & Enable RAM banking in DE02_h -DFFF_h area \\ \textbf{1} & Enable RAM banking in DE02_h -DFFF_h area \\ \textbf{1} & Enable RAM banking in DE02_h -DFFF_h area \\ \textbf{1} & RAM $				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$D300_h$ $-D$	$03FF_h = 54016 -5427$	71 PALBLU	256 entry color palette Blue intensity
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Action F	Replay / RetroRepla	ıy	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				RR control register (on write)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		A15 RO	M address line 15	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		1 =	RAM	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	3 2 1	A13 RO Disable Wri EXROM	M/RAM address li	ne 13
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				RR extended control register (on write)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	6 5 4 3 2	REU Compatibility 0 1 N A14 R A13 R N AllowBank 0	= Standard memor = REU compatible ot implemented, m OM/RAM address OM/RAM address ot implemented, m = no RAM bankin	ry map e memory map ust be set to 0 line 14 (mirror of $DE00_h$) line 13 (mirror of $DE00_h$) ust be set to 0 g in $DE02_h$ – $DFFF_h$ area
bit settings description 7 A15 ROM address line 15 6 5 Not implemented, reads 0 4 A14 ROM/RAM address line 14 3 A13 ROM/RAM address line 13 2 1		N	ot implemented, m	ust be set to 0
6 5 Not implemented, reads 0 4 A14 ROM/RAM address line 14 3 A13 ROM/RAM address line 13 2 1			33 KKSTAT	KK status (on read)
5 Not implemented, reads 0 4 A14 ROM/RAM address line 14 3 A13 ROM/RAM address line 13 2 1		A15 ROM address	line 15	
$\begin{array}{ccc} 3 & \text{A13} & \text{ROM/RAM address line 13} \\ 2 & & & \\ 1 & & & \\ \end{array}$	5		,	
	3			
		Not implemen	nted, reads 0	

REU

$DF00_h$	57088	DMAST	REU Status register (read-only)	
bit	settings	description		
7 6	1 = IRQ pending $1 = End$ of block			
5	1 = Fault	Compare operation det	ected a difference	
4	Size	0 = 128 or 256 KByte 1 = 512 KByte		
		A single bit can't repr	resent all memory sizes. So software should probe for the	
3-0	Version	amount that is really a Always 0000	vailable	
		· · · · · · · · · · · · · · · · · · ·	DEU C	
$DF01_h$	57089 settings	DMACMD description	REU Command register	
7	1 = Execute			
6	Reserved -	_		
5		When autoload is enabled the end of the transfer	. The memory pointers and length registers are reloaded at	
4	$FF00_h$ flag	0 = Wait for write to FF0	00_h before starting transfer	
3-2	Reserved -	1 = Start immediately wh	en bit 7 becomes set	
1-0		00 = C64 to REU		
		01 = REU to C64		
		10 = Swap 11 = Compare / verify		
$DF02_h$	57000	DMA64I	C64 momery pointer low	
$DF02_h$ $DF03_h$	57090 57091	DMA64L DMA64H	C64 memory pointer low C64 memory pointer high	
$DF03_h$ $DF04_h$	57091	DMAINL	REU memory pointer low	
$DF05_h$	57093	DMAINM	REU memory pointer mid	
$DF06_h$	57094	DMAINH	REU memory pointer high	
$DF07_h$	57095	DMACNL	Transfer length low	
$DF08_h$	57096	DMACNH	Transfer length high	
$\mathrm{DF}09_h$	57097	DMAINT	Interrupt mask register	
bit	settings	description		
7	Interrupt enable	1 = enabled		
6 5	End Of Block mas Verify mask	1 = interrupt after to 1 = interrupt on veri		
4-0	Reserved	Read as 1		
$\mathrm{DF0A}_h$	57098	DMACTL	Address control register	
bit	settings	description		
7	C64 Address contr			
6	REU Address cont	1 = Fix C64 addres 0 = Increment REU		
		1 = Fix REU address		
5-0	Reserved	Read as 1		
MMC64				
	F7104	MACCON		
$DF10_h$	57104	MMCSPI	SPI transfer register. Write in this register sends byte	
$DF11_h$	57105	MMCCTL	to SPI bus, read is last retrieved byte. MMC64 Control register.	
bit	settings	description	WWC04 Collifor register.	
7	MMC64 active	0 = MMC64 is active		
		1 = MMC64 is disable		
6	SPI trigger mode	Bit can only be modified a Trigger SPI trans	ied when unlocked fer on write to register $\mathrm{DF}10_h$	
		1 = Trigger SPI trans	fer on read of register $DF10_h$	
5	External ROM	0 = Allow external RO 1 = Disable external B	OM when BIOS is disabled	
4	Flash mode	0 = Normal mode	(ON)	
		1 = Flash update mod Not implemented, mus		
3	Clock port address			
2	Clock Speed	0 = 250 KHz SPI clock	k	
1	MMC cart select	1 = 8 Mhz SPI clock 0 = Cart selected		
0	MMC64 Dicc	1 = Cart not selected	OM activo	
0	MMC64 Bios	0 = MMC64 BIOS RO 1 = BIOS ROM disab	led (external ROM active)	
DF19.	57106	MMCST	· ·	
$DF12_h$	57106	101101091	MMC64 Status register (read-only).	

bit	settings	description	
5	Flash jumper	Not implemented reads always as 0	
4	MMC Write Protect	0 = Cart can be written	
		1 = Cart is write protected	
3	MMC Cart Detect	0 = Cart inserted	
		1 = No cart present, slot empty	
2	External EXROM line		
1	External GAME line		
0	Busy	0 = SPI bus ready	
		1 = SPI bus busy (only for 250 Khz mode)	

Geo	RAN	1				
DE0	0_h -D	EFF_h	56832	-57087	GEOBUF	geoRAM 256 byte memory window
DFF	$^{\mathrm{r}}\mathrm{E}_{h}$		57342		GEOLOW	$geoRAM address A_{13}-A_{8}$
	$_{ m bit}$	setting	gs	descrip	tion	
7–6 Unused must be set to 0 5–0 geoRAM A_{13} – A_8				e set to 0		
DFF	$^{\mathrm{r}}\mathrm{F}_{h}$		57343		GEOHI	geoRAM address A_{21} – A_{14}
Fina	al Ca	rtridge	e 3			
DE0	00_h – Γ	$PFFF_h$	56832	-57343		Reads will read cartridge ROM at $1E00_h$ – $1FFF_h$, $5E00_h$ – $5FFF_h$, $9E00_h$ – $9FFF_h$ or $DE00_h$ – $DFFF_h$ depending on the current selected bank.
DFF	F_h		57343		FC3BNK	On write
	bit	setting	S	description	n	
	7	register	enable	e 0 = Banking register writable at DFFF. 1 = Banking register invisible. On Chameleon setting this bit to 1 also disables the ROM mirror at DE00 _h -DF		
	6 NMI		0 = Force	NMI line low al operation	s bit to I also disables the ROM millor at DE00h-DFFFh.	
	5	GAME			ne GAME line	
		DVDO	M	State of the	ne EXROM line	
	4	EXRO				
	3	unused				
	$\frac{3}{2}$	unused unused		D014 ::		
	3	unused			ress line 15	