

C-One core development

Technical Ref. Manual for the C-One Reconfigurable Computer

Peter Wendrich
pwsoft@syntiac.com

July 13, 2010

Contents

1	Introduction	2
2	Overview C-One PCB	2
2.1	ACEX 1K30 FPGA	2
2.2	ACEX 1K100 FPGA	2
2.3	Extender Board	3
2.4	FPGA resources	3
3	FPGA to FPGA communication	3
4	Designing FPGA cores	3
4.1	1k100	3
4.2	Extender Board	4
4.3	Triple FPGA designs	4
4.4	Steps to reconfigure the 1k30	5
5	CPLD 3032	5
6	CPU-Slot	6
6.1	Signals and pins	6
6.2	128 KByte SRAM	6
6.3	WDC 65816 CPU	7
7	CPLD 7064	7
7.1	Signals and pins	7
7.2	cselect	7
7.3	Joysticks	7
7.3.1	Example code for reading the joysticks	8
7.4	7064 status register	9
7.5	Printer port	9
7.6	IEC serial bus	10
8	Using the SDRAM on the extender-board	10
8.1	Rows and banks	10
8.2	SDRAM performing accesses	11
8.2.1	SDRAM timing	11
8.2.2	CAS Latency	11
8.2.3	Burst	11
8.2.4	Byte accesses	11
8.3	SDRAM commands	11
8.4	SDRAM clocking	11
8.5	SDRAM initialization	12

8.5.1	Initialization sequence	12
8.5.2	Mode Register	12
8.6	SDRAM refresh	12
9	VGA video	12
9.1	Generating a picture	12
9.2	VGA from the Extender board	13
9.3	VGA from the 1k30	13
9.4	VGA from the 1k100	13
10	PS/2 Keyboard and Mouse	13
10.1	PS/2 protocol	14
10.2	Using a PS/2 keyboard	14
10.3	PS/2 keyboard typematic	15
10.4	PS/2 keyboard scan-codes	15
10.5	Using a PS/2 mouse	16
10.5.1	Mouse status packet	17
10.5.2	Mouse movement packet	17
11	Accessing the SID chips	18
11.1	POT X/Y	18
12	Cartridge port	18
12.1	BA mod	18
13	Pins and Signals	19

1 Introduction

The C-One is called the reconfigurable computer because it has two FPGAs that reconfigure each other. This runtime reconfigurability is a great feature of the platform, but it can make it a challenge to develop cores for it. Recently Individual Computers has developed an extender board that plugs into the C-One PCB, bringing the FPGA count on three. The extra power this extender board with a Cyclone-III FPGA brings, extends the C-One beyond its original goal of 8 bit home computer emulation. There is now enough FPGA logic available to emulate also many 16 and 32 bit machines. This manual tries to give enough technical information and examples to tame this beast. The C-One was always plagued by lack of documentation. Lets hope this issue is now solved.

Thanks go out to Jens Schoenfeld and Tobias Gubener for their input and support.

2 Overview C-One PCB

2.1 ACEX 1K30 FPGA

This FPGA is connected to the mass storage devices, has a SIMM module as memory and can generate video (or use the same port to communicate with the extender board). It doesn't have much logic (FPGA fabric) so most designs will be running on either the 1K100 FPGA or extender board.

2.2 ACEX 1K100 FPGA

This FPGA is designed to run the 8 bit emulations (although many are being ported to the extender board). It has direct access to the C64 compatible cartridge slot, 128 KByte of static memory and a 65816 processor. The 65816 is a 16 bit successor to the 6502 microprocessor which

was used as CPU in many home-computers. Many of the emulator cores however use a soft processor inside the FPGA.

2.3 Extender Board

This is an add-on board that plugs into two rows of header pins close to the VGA connector. The board adds a powerful Cyclone III FPGA to the C-one. The FPGA connects between the 1k30 and the VGA output and also gets a few global signals from the geek-port (that was not used for anything else yet). The board has its own crystal clocks and power regulators. There are about 5 times as many logic resources and 10 times the memory bits inside the Cyclone III compared to the 1k100. This large increase of available logic blocks allows 16 and 32 bits computers to be emulated. The first core that uses this extra power is a port of the Amiga emulator “minimig”. All new C-One’s are sold with this add-on board pre-installed.

2.4 FPGA resources

The following table gives an overview of the available FPGAs on the C-One PCB.

FPGA	Chip Identification	I/O Pins	LUTs/LEs	Memory bits	9x9 Mult.	PLLs
Acex 1K30	EP1K30QC208-3	147	1728	24576	0	0
Acex 1K100	EP1K100QC208-3	147	4992	49152	0	0
Cyclone III	EP3C25E144C8	83	24624	608256	132	4

3 FPGA to FPGA communication

There are two busses used for direct FPGA to FPGA communication. Between the 1k100 and 1k30 there are 8 pins available called **gb[7..0]**. The support routines for these pins are called the **gbridge** and consists of two pieces of AHDL source code. One runs on the 1k100 and the other on the 1k30. When loading custom designs in both FPGAs then the **gb** pins can be redefined as needed.

The 1k30 and extender communicate with the signals on the 1k30 that are also used for video. Initially the extender board is set into bypass mode so the the 1k30 (or 1k100 via the **gbridge**) can generate the video signal. After a design is loaded these 16 pins labeled **vid[15..0]** can be redefined for other purposes. Some of the pins are input-only on the extender however.

The databus lines **mdb[7..0]** are available to all 3 FPGAs, because these signals are connected to many devices and also the cartridge port they can’t support very fast changing signals. The maximum supported clock frequency will be somewhere from 8 to 10 Mhz, faster signals will degrade too much and result in unreliable operation. When accessing the SID chip these signals need to be held stable for about 500ns even slowing them down more.

The lowest address lines are shared between 1k100 and 1k30. These could also be used for FPGA to FPGA communication, however just as the **mdb** signals they are quite slow.

4 Designing FPGA cores

4.1 1k100

For small to medium size designs the 1k100 is the most logical FPGA to program for. It has direct connection to most peripherals on the board like keyboard, joysticks and the cartridge port. For video it depends on the 1k30 and a bit of logic called the **GBridge** (see chapter 9.4). The 1k100 is the only FPGA that can drive the cpu-slot. This slot has a small red colored PCB mounted by default that contains a 65816 CPU and 128 KByte of SRAM. The CPU and SRAM share the

address and data lines which restricts the possible memory layouts when the CPU is used. The CPU port was only designed for CPUs not memory and this was the best that could be done with the available signals. The 1k100 is also connected to the DIMM slot for huge amount of memory. Unfortunately the DIMM slot is directly connected to the 101 Mhz sysclk and doesn't give the FPGA the possibility to generate a clock itself. This creates a challenge for meeting the correct timing specifications. Therefore most cores use the 128 KByte SRAM as it is much easier to use.

The 1k100 is also connected to the PCI slot and the C64 compatible cartridge connector. With the BA line modification (see chapter 12.1) all signals of the cartridge connector can be controlled from the 1k100. At this moment there are no cores existing using the PCI connector. However the PCI connector can also be seen as 32 dedicated 5 volt tolerant I/O lines. So it probably will be reused in the future for additional modifications, fixes and enhancements to the C-one PCB.

4.2 Extender Board

The extender board can handle large designs. It has fast SDRAM memory and direct access to the VGA port. It therefore can generate higher video resolutions with more colors compared to the 1k100. Because the extender board has no direct connections to any of the I/O most often it needs custom designs in both the 1k100 and 1k30 too. The functions in the 1k100 and 1k30 can be simple for most cores, just forwarding the the keyboard, mouse and joystick information. This might however not always be sufficient. When SID chip(s), IEC bus, CF card or cartridge port is needed the logic is more complex and a protocol must be developed to communicate everything through the 16 available lines.

4.3 Triple FPGA designs

With the NewBoot startup core the 1k30 FPGA is used to reconfigure the 1k100 and/or extender board. The standard image in 1k30 can forward VGA data from the 1k100 FPGA to the video port. The extender can either forward the video from the 1k30 or generate its own. This configuration is sufficient for many designs. It is however possible (and in some cases necessary) to build a triple fpga design where all 3 fpga's contain custom logic. This creates a bit of a chicken and egg problem. There is always one FPGA that needs to have some extra logic included in its design to reconfigure the last FPGA.

The 1k30 running NewBoot will reconfigure the extender board first. It then loads a new core into the 1k100. The 1k30 loads an image file with a core for itself into the first half of the 128 KByte SRAM (Located on the little red PCB with the 65816 cpu). Inside the 1k100 core there must be a small bit of logic (about 200 LEs in size) that reconfigures the 1k30 from the SRAM image and then switches off. When the SRAM is filled the 1k30 will signal the 1k100 so it can start reconfiguring the 1k30. Now all three fpgas should be loaded with custom cores.

The loading of SRAM and the reconfiguration of the 1k30 can be divided into two different cores as the 1k100 can be reconfigured a second time while data stays in SRAM. If this method is used, less logic needs to be present in the second image (only the core reconfiguration logic) and you don't have to worry about storing data coming from 1k30 running NewBoot into the SRAM. If this method is used the "support.rbf" file only contains a memory loader and then "target.rbf" is loaded into the 1k100 as final core which contains the reconfiguration logic itself. This standard "support.rbf" memory loader can be copied from one of the archives (it is used for the VC20 and FPGA-64 cores for example). It can load a maximum of 128 Kbyte stored on the CF card as "support.bin". This a binary file that is loaded into the SRAM starting from memory address zero.

Keep in mind when designing triple FPGA designs that not all the FPGA's are loaded and start at the same time. The extender is configured first, then the 1k100 is reloaded (either once or twice) and finally the 1k30. So there must be some synchronisation mechanism implemented that checks if all three FPGAs are present and ready before starting. Using the same technique it is also possible to make dual FPGA designs. In that case only the 1k100 and 1k30 are used and the

extender board is left in bypass mode (or can even be absent). As before the 1k100 core contains logic that reconfigures the 1k30 from SRAM.

Summary of the loading steps of a triple FPGA design:

- 1k30 reconfigure extender board from the file “extender.rbf”.
- 1k30 reconfigures 1k100 from the file “support.rbf”.
- 1k30 loads the file “support.bin” into first half of the SRAM using the core in the 1k100 (which must support this!).
- 1k30 loads the file “target.rbf” if it exists and reconfigures the 1k100 with it.
- 1k100 can now reconfigure 1k30 from SRAM (by using logic loaded into the 1k100, which is either “support.rbf” or “target.rbf”).

When writing your own “support.rbf” core it is important to wait for the 1k30 completing its memory transfer before starting the reconfiguration. Most of the pins of the 1k100 should be kept in tri-state (input). The 1k30 signals when it is ready by a transition on the pin **gb[6]** from low to high. When the 1k30 is being reconfigured all its pins are tri-stated automatically so the 1k100 can use all signals during this time.

4.4 Steps to reconfigure the 1k30

Before starting the reconfiguration the 1k30 core image must be present in SRAM. If NewBoot provides the file directly the logic should wait for a low to high transition on the **gb[6]** pin. Otherwise the loading of the 1k30 core might be interrupted and it will not work reliably.

Perform the following steps in the 1k100 core to reconfigure the 1k30. It assumes the 1k30 image is already present in the SRAM:

- Clear flash address to zero the **flashA₁₆** / **conf-done** line. ($A_3=0$, $A_2=0$ and $cselect=0110_b$)
- make pin nConfig on 1k30 low (see chapter 7.4)
- wait until 1k30 is cleared
- make pin nConfig on 1k30 high
- wait until 1k30 is ready to be reconfigured
- load data into 1k30 from SRAM (59215 bytes)
 - Read one byte (on **mdb[7..0]** lines) from SRAM ($cs = 0$, $wr = 1$ and address is supplied)
 - Store one byte into the 1k30 ($cs = 1$, $wr = 0$, $mdb[7..0] = \text{byte}$). The 1k30 takes over the byte when pin **wr** makes a low to high transition.
- Make line **flashA₁₆** / **conf-done** high (repeat 16 times increment-flash-address and shift-left)

5 CPLD 3032

This CPLD is located on the instant-on board. Most of its pins are connected to the flash-rom. During powerup it configures the C-One from flash. It also plays a minor role in reconfiguration of one FPGA from another. The **flashA₁₆** line of the CPLD is connected to both the flash and the **config-done** pins of the 1k30 FPGA. To select the CPLD set the **cselect[3..0]** lines to 0110_b . The address lines **A₂** and **A₃** select the function to be performed. The CPLD performs the action when the select line is deasserted ($cselect = 1111_b$). The CPLD is clocked by the slowish 2 Mhz clock so each access must be atleast 1 uSec long. Keep the **A₂** and **A₃** stable for another 500 nSec after deasserting the cselect line.

action	A ₃	A ₂	cselect	comment
Clear flash address	0	0	0110 _b	
Shift address 1 bit left	0	1	0110 _b	
Increment flash address	1	0	0110 _b	
FlashRom access	1	1	0110 _b	A _{1..0} are flashA _{18..17} for 512Kbyte ROMs

With the increment and shift left commands it is possible to set any address into the CPLD. It will however have to be done bit for bit. Linear reading from the flash ROM however is quite efficient. One clock tick to read a byte and one other clock tick to advance the address with 1. It is not possible to read back the current address stored in the CPLD. If knowledge about this address is necessary, it needs to be duplicated inside the FPGA core.

6 CPU-Slot

The cpu-slot was designed to host various microprocessors depending on the core(s) that would be run on the C-One. In practise the cpu-slot always contains a small red PCB that has a 128 KByte SRAM and a 65816 CPU made by WDC.

6.1 Signals and pins

Because the SRAM and CPU share a limited number of pins on the CPU-Slot (designed to host a CPU only) not all signals of the 65816 are connected. The lines of the CPU left open are:

- MX - "Mode select"
- VPA - "Valid Program Address"
- VDA - "Valid Data Address"

The MX line gives additional information about the opcode that is currently being executed, which gives additional possibilities for memory management. In detail, this line shows the Accumulator (M) and Index (X) elect flags (bits 5 and 4 of the Processor Status register). The C-One does not require this information, so the pin is left floating in the design.

VPA and VDA are also status outputs of the CPU. They indicate if an access to memory is a program access, data access, opcode fetch or a "dummy access", where the address bus may contain an invalid address. Not having these lines available is not a big loss. In theory, they would give the system designer a method to implement a harvard architecture, where code and data memory spaces are separated. For the majority of the (potential) C-One cores this is not an issue as most 8 bit machines from the past used the von-Neumann architecture where code and data is all in the same address space.

What was formerly the VDA line is now the Chip-Select line of the S-Ram, and it's controlled by the 1k100 FPGA (pin 199). The former VPA line is now the higher-order address line of the S-Ram chip (A₁₆), and it's also controlled by the 1k100 FPGA (pin 202). The MX line is not available on the CPU-Slot at all. The Output-Enable of the SRAM is tied to ground. The access to the SRAM can be controlled with the Chip-Select.

6.2 128 KByte SRAM

The SRAM is connected to the data-lines (mdb[7..0]) and 17 address-lines (a[16..0]), cs and wr. To read from the RAM the address must be set and **wr** must be high, then make cs low and the data appears on the data-lines. To write to the RAM set the address and data-lines and **wr** must be low, then make cs low for 10 nSecs or longer.

6.3 WDC 65816 CPU

TODO

7 CPLD 7064

This CPLD is on the board to extend the number available I/O lines. It is used for reading the joysticks, accessing the printer port and controlling the IEC setial bus. It also plays a small role in FPGA reconfiguration.

Most of the control signals needed for the CPLD are available on both the 1k30 and 1k100 FPGA. However the 1k100 is always involved as this FPGA is the only one capable of generating the **pclk** signal (pin 168). This is the clock that triggers the CPLD. It takes action on a low to high transition of **pclk**.

7.1 Signals and pins

Signal name	purpose
pclk	Clock transition from 0 to 1 clocks data into or out of the CPLD
cselect[3..0]	Selects which I/O block or device is addressed.
wr	Global write also used for the CPLD. 0=write, 1=read
mdb[7..0]	8 data lines to read or write data
ioshift	Serial stream with joystick information. The bits are shifted out on pclk

7.2 cselect

The 4 cselect signals give access to a number of I/O devices on the board or cartridge port. If cselect[3] is 1 it is processed by the 7064 CPLD for things such as IEC and printer port. Because the bits of cselect that are connected to the mux are in the order 3,0,1,2 the table is a little weird.

cslect	action	comments
0000 _b	ROML	select ROM on cartridge (low ROM)
0001 _b	IO2	select IO area on cartridge port for address range DF00 _h to DFFF _h
0010 _b	clk1cs	pull the chip-select line on the clock port
0011 _b	SID 1	Read or write to first SID chip
0100 _b	ROMH	select ROM on cartridge (high ROM)
0101 _b	IO1	select IO area on cartridge port for address range DE00 _h to DEFF _h
0110 _b	clk2cs	select 3032 CPLD (on instant-boot PCB)
0111 _b	SID 2	Read or write to second SID chip
1000 _b	7064 status	irq and reconfiguration register
1001 _b	7064 lpdata	Data for the printer port
1010 _b	7064 lpdire	Data direction for the printer (0=input, 1=output)
1011 _b	7064 IEC port	C64 compatible serial disk-drive and printer port
1100 _b	7064 PCI	PCI control pgnt0=1 pgnt1=1
1101 _b	7064 PCI	PCI control pgnt0=0
1110 _b	7064 PCI	PCI control pgnt1=0
1111 _b	nop	nothing selected (default)

7.3 Joysticks

The joystick ports are input only, this can not be changed. The signals **joya[6..0]** are connected to J18 (the first joystick), which is the port close to the IEC connector. The signals **joyb[6..0]** are connected to J17 (the second joystick), which is the port close to the VGA connector. The

first joystick port (J18) connects to the pot-X/Y inputs on the first SID (but the X and Y are swapped compared to a C64 machine). The second joystick port (J17) connects to the pot-X/Y inputs on the second SID (again the X and Y are swapped compared to a C64 machine). In the C64/C128 an analog multiplexer is present on the potX and potY lines to switch between the two joystick ports, both signal pairs go to the same SID. On the C-One however both SIDs need to be present if the pot inputs are used on the second port as each SID chip only receives input from one joystick port.

Take note that the C1 schematic is very confusing on this topic as many joystick signals have the wrong names and labels. For example signal potx_sid2 is connected to the pot-Y input of the first SID!

The joysticks data is read-out serially (a strange design decision as the 7064 CPLD has a 8 bit data bus). On every 0 to 1 transition on **pclk** a new bit is shifted out on the **ioshift** pin. The sequence is 16 bits long and then repeats. A sync bit is provided to identify the start of the sequence. The following table show the 16 bits that are shifted out in order on the **ioshift** pin.

bit	signal name	connector pin	comment
0	'0'	–	Synchronisation bit always 0
1	lpt-busy	11 (J16)	busy pin of the printer port
2	joya[0]	5 (J18)	also connected to potX SID 1
3	joya[1]	9 (J18)	also connected to potY SID 1
4	joya[2]	4 (J18)	stick 1 RIGHT
5	joya[3]	3 (J18)	stick 1 LEFT
6	joya[4]	2 (J18)	stick 1 DOWN
7	joya[5]	6 (J18)	stick 1 fire button
8	joya[6]	1 (J18)	stick 1 UP
9	joyb[0]	1 (J17)	stick 2 UP
10	joyb[1]	6 (J17)	stick 2 fire button
11	joyb[2]	2 (J17)	stick 2 DOWN
12	joyb[3]	3 (J17)	stick 2 LEFT
13	joyb[4]	4 (J17)	stick 2 RIGHT
14	joyb[5]	9 (J17)	also connected to potY SID 2
15	joyb[6]	5 (J17)	also connected to potX SID 2

7.3.1 Example code for reading the joysticks

The following code can be used on the 1k100 FPGA to read the joysticks.

```

architecture ... of ... is
...
    — Shift register to deserialize joystick information
    signal joyshift : unsigned(15 downto 0);

    — Contains current joystick info (updated every 16 clock ticks)
    signal joystick : unsigned(15 downto 0);
...
begin
...
    — Feed clock to CPLD
    pclk <= clk;

    — Deserialize joystick information
    process(clk)
    begin
        if rising_edge(clk) then
            joyshift <= ioShift & joyshift(15 downto 1);
            if joyshift(0) = '0' then
                joyshift(14 downto 0) <= (others => '1');

```



```

        joystick <= joyshift;
    end if;
end if;
end process;
...
end architecture;

```

7.4 7064 status register

The 7064 CPLD has a write only status register. This status register controls handling of PCI interrupts, the reset of the 65816 processor and clearing of the 1k30 FPGA to enable reconfiguration. When reading the register an external latch (U12) is enabled that gives access to a few floppy status lines and the **e** pin of the 65816. See following two tables for the bit allocations of the status register.

Writing				
cslect	action	wr	mdb bit	comments
1001 _b	7064 status	0	0	nconfig 0=clear 1k30 FPGA, 1=normal (default=1)
		0	1	when 1 clear IRQ (PCI)
		0	2	1=IRQs enabled, 0=disabled (default=0)
		0	3	0=65816 in reset, 1=65816 running (default=1)
		0	4,5,6,7	no function
Reading (using latch U12)				
cslect	action	wr	mdb bit	comments
1001 _b	7064 status	1	0, 1	no function
		1	2	nStatus FPGA
		1	3	conf-done / FlashA16 (untested)
		1	5	65816 "e" pin
		1	6	floppy disk change pin
		1	6	floppy track 0 pin
		1	7	floppy write protect pin

7.5 Printer port

The parallel printer port on the C-One is very basic. It provides 8 databits, a strobe signal and a busy input. It is not able to control or sense all signals that a printer could provide. So while it is able to send data to the printer it can not detect (and recover from) any error conditions (like paper-out).

The port is probably more useful controlling costum hardware. The 8 data bits are bi-directional and individually controllable so they could be used to emulate a generic 8 bit I/O port. The strobe signal is an open-collector output (it only can drive '0') and it can also be used as an input pin. The busy pin is input only and its current state is available in the joystick serial stream (see chapter 7.3). This makes the port slow when used as printer port as there are 16 pclk ticks necessary to get the next state of the busy pin.

All write actions to the registers take over the data on a high to low transition of **pclk**. Reading the registers is unclocked (glitches and possible meta-states should be handled with the proper logic inside the FPGA).

cslect	action	comments
1001 _b	7064 lpdata	Data for the printer port (read and write).
1010 _b	7064 lpdir	Data direction for the printer (0=input, 1=output). This register can only be written, readback is not possible.
1011 _b	7064 IEC port	bit 2 on this register controls strobe. When writing 0=pull pin low, 1=input (held high with pull-up). When reading it reflects the current status of the pin.

7.6 IEC serial bus

The C-One has serial bus that is pin compatible with the Commodore 64. This allows existing disk-drives and printers to be used. Unfortunately the ATN line is output only and the SRQ-IN line is not mapped to any register. This prevents implementation of a disk-drive emulation core.

The register for accessing the serial-bus is mapped inside the 7064 CPLD. The same register also controls the **strobe** signal for the parallel port. All write actions to the register take over the data on a high to low transition of **pclk**.

cslect	action	bit	read (wr =1)	write (wr =0)
1011 _b	7064 IEC port	0	–	–
		1	–	–
		2	lpt-strobe	lpt strobe (0=pull-low, 1=input)
		3	–	serial ATN (0=hi-z, 1=pull-low)
		4	–	serial CLK (0=input, 1=pull-low)
		5	–	serial DATA (0=input, 1=pull-low)
		6	serial CLK	–
		7	serial DATA	–

8 Using the SDRAM on the extender-board

The SDRAM on the extender is 16 MBytes in size, organised as four banks of about two million words, each 16 bits wide (128 Mbits total). The signals **sd_lqdm** and **sd_uqdm** allow the selection of only the lower or upper 8 bits in the 16 bits word.

8.1 Rows and banks

The four banks in the memory are completely independent and can have different states. Each bank is split into rows. Before a read or write operation can be performed the specific row needs to be activated. Activating a row copies the content of the cells into an output stage. In this process the original state of the cells is lost. After activation of a row, reading and writing can be performed on any column inside the row. When the updates and reads on the row are complete, the row needs to be closed again. This process is called pre-charging and that action copies the contents in the output stage amplifiers back into the row cells. After the pre-charge a different row can be activated on that bank.

The closing of rows can be done in two different ways. There is a precharge command that closes on or all banks. And a bank can be set to auto-precharge mode when a row is opened. With auto-precharge enabled, the precharge is performed while reading the actual data and that can save time when many read accesses are performed in sequence from different rows or banks.

When performing autorefresh cycles all banks need to be closed (pre-charged). It is not possible to just autorefresh a single bank. The command works on all banks at the same time.

8.2 SDRAM performing accesses

TODO

8.2.1 SDRAM timing

TODO

8.2.2 CAS Latency

TODO

8.2.3 Burst

TODO

8.2.4 Byte accesses

TODO

8.3 SDRAM commands

Command	BA ₁₋₀	A ₁₀	A _{11,9-0}	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$
No Operation	x	x	x	H	H	H
Set Mode Register	< configuration / mode >			L	L	L
Auto Refresh	x	x	x	L	L	H
Bank Activate	<bank>	<row address>		L	H	H
Precharge Bank	<bank>	L	x	L	H	L
Precharge All	x	H	x	L	H	L
Write	<bank>	L	<column address>	H	L	L
Write and Auto-precharge	<bank>	H	<column address>	H	L	L
Read	<bank>	L	<column address>	H	L	H
Read and Auto-precharge	<bank>	H	<column address>	H	L	H

8.4 SDRAM clocking

Because SDRAM is synchronous it needs a clock to operate. The signal **sd_clk** output on the FPGA must be used to provide the SDRAM with a clock. The SDRAM takes over data on a low to high transition of the clock. So the basic idea is to provide or change data on high to low transition and sample on low to high transition of the clock. This is true for both the SDRAM and the FPGA. However there is a certain time delay between the FPGA generating the clock and the SDRAM receiving it. Using a delayed (or phase-shifted) clock signal as SDRAM clock can help improve the speed and stability of the communication.

A good starting point is a 180 degree phase shift. The **sd_clk** should be the inverse of the system clock, when the FPGA uses logic that operates on a rising edge. If logic is used that reacts on the falling edge, the **sd_clk** must be made equal to the system clock. Use the the PLLs of the Cyclone FPGA for generating the clock. It can implement the 180 degree phase shift very accurately. This methode is preferred over using an inverter. The logic gate would introduce jitter and additional delays.

8.5 SDRAM initialization

Before the SDRAM can be used it needs to be properly initialized. This requires a sequence of steps, all of which are mandatory. Fortunately this sequence is fairly standard, so the same initialization code will work with almost any type of SDRAM.

8.5.1 Initialization sequence

The initialization sequence is as follows:

- Send NOP for about 20 microseconds. This allows time for the clocks to stabilize.
- Precharge all banks
- Perform a few autorefresh cycles
- Set configuration register
- Perform 10 NOP cycles (only a few are necessary)

8.5.2 Mode Register

TODO

8.6 SDRAM refresh

The charge in the RAM cells will leak slowly away. To prevent data loss all cells need to be periodically (every 64 msec) read and rewritten. This can be done by reading the proper address sequence every 64 msec. However the SDRAM can do this automatically. This is called 'autorefresh'. The SDRAM will refresh one internal row for every autorefresh cycle. For the SDRAM used on the extender board the autorefresh command has to be executed a minimum of 4096 times every 64 msec. The timing within a 64 msec interval is not critical as long as 4096 autorefreshes are completed within that time.

It is required that all rows are closed (pre-charged) before an autorefresh command is given.

9 VGA video

9.1 Generating a picture

To generate a picture there are three things that need to be created.

- Logic that creates pixels that will be displayed
- A horizontal-sync generator
- A vertical-sync generator

The VGA interface was designed for CRT screens that work with coils and raster beams. The screen is scanned from left to right and from top to bottom all the while hitting phosphor making it glow. It takes some time for the beam to reset from the right side back to the left and from the bottom of the screen to the top. Therefore there are more horizontal pixels and lines as you can see in visible pixels.

For example a screen with a visible resolution of 800 by 600 is actually 1040 pixels wide by 666 lines high. In these extra invisible pixels the beam is swept back to its start position. It is very important that during this time the color sent to the monitor is black (all bits zero). One reason is that not all monitors suppress the beam completely and you would get horizontal or vertical lines across the screen. The other reason is that during this time the actual color value is taken as reference level for black. Electronic circuits always have problems reaching the limits of the

power supply. So exactly 0 volt is difficult to create. By measuring the actual voltages for black during the sweep time the monitor can adjust its color amplifiers to match this level so black is black (and not gray or dark green).

9.2 VGA from the Extender board

Generating VGA video from the cyclone III on the extender board is the most direct way. This FPGA has direct connections to all VGA pins. Take note that the **v-sync** and **h-sync** signals are shared between the 1k30 FPGA and the extender board. Only one of the two must output on these pins at one time. The extender can only pull these signals low (through an open-collector driver). This is done by driving the corresponding FPGA pin high. When NewBoot loads a core into the extender board it automatically releases **v-sync** and **h-sync** on the 1k30 and put these in tri-state.

The extender board has two crystals that output exact multiples of NTSC and PAL color burst frequencies. It is therefore possible to generate a composite video signal by using only one of the VGA color channels and proper logic inside the FPGA.

9.3 VGA from the 1k30

During startup the extender board is loaded with a default core that routes the color information from the 1k30 to the VGA. This way the NewBoot menu that runs on the 1k30 can display its output both with and without an extender board present. If a core is loaded on the 1k100 FPGA, the extender board stays in this feed-tru mode. This way old cores can still run.

Because of this feed-tru mode a 1k30 core can access the VGA port directly.

9.4 VGA from the 1k100

The 1k100 FPGA doesn't have access to any of the video signals. Anything it wants to display needs to go through the 1k30 FPGA. The eight pin **gb[7..0]** can be used for this purpose. If only the 1k100 is programmed the standard gbridge logic can be instantiated. It accepts video in either 16 bit color resolution with a 25 Mhz pixel-clock (GBmode=0) or in 12 bit color resolution with a 33 Mhz pixel-clock (GBmode=1). The 25 Mhz pixel-clock is perfect for a 640x480 standard VGA picture. The 33 Mhz is fast enough for a 50Hz or 60Hz 800x600 screen. The gbridge outputs a clock enable (that can also be used as clock source) at the pixel-clock rate. Video data is taken over on the falling edge.

Many emulator cores use the pixel-clock as main clock source. The system clock of 101 Mhz is often too fast for the slower ACEX 1K series FPGAs.

10 PS/2 Keyboard and Mouse

There are 4 signals related to PS/2. A clock and data line for the keyboard and a clock and data line for the mouse. All signals are both input and output and are available on both FPGAs on the C-One PCB (but on different pin numbers). The extender board does not have direct access to these pins and must gain access to them via the 1k30 FPGA. Take note that in the schematic the clock and data lines are swapped (both for the keyboard and mouse ports). See the next table for the correct pin layout.

signal name	Pin number on 1K30	Pin number on 1K100
keyb-clk	203	70
keyb-dat	202	69
mouse-clk	200	68
mouse-dat	199	67

The PS/2 is an open-collector (or open-drain) bus with pull-up resistors. This allows both the host (computer) and the device (mouse or keyboard) to send and receive data. Only zeros drive the pin low and ones let it float (and turn in into an input). The pull-up resistors make sure that a pin is high when nothing pulls it low. To simulate a open-collector with a FPGA the following code can be used. The ps2_clk and ps2_dat signals represent the I/O pins and the ps2_clk_out and ps2_dat_out are the signals that the core generates.

```
ps2_clk <= '0' when ps2_clk_out = '0' else 'Z';
ps2_dat <= '0' when ps2_dat_out = '0' else 'Z';
```

10.1 PS/2 protocol

Each byte on the interface is transmitted LSB first in a frame of 11 or 12 bits. The clock line during frame transfer is always generated by the device (keyboard or mouse) at 10 to 17 Khz. When transferring data from device to the host the data line changes when clock is high and is read by the host when the clock line is low. When transferring data from the host to the device the data line changes when the clock is low and is read by the device when the clock is high. The acknowledge bit is send by the device so the data line is pulled low on ack by the device when the clock is high. Then one more clock pulse is generated by the device and the transfer is finished.

bit	purpose
1	start bit, always 0
2	LSB of byte
3-8	bits 1 to 6
9	MSB of byte
10	parity bit (odd parity)
11	stop bit, always 1
12	acknowledge bit (host to device communication only)

The parity bit is 1 if there is a even number of ones in the byte to be send and 0 if there is a odd number of ones in the byte. The total ones in the parity and 8 data bits together is therefore always an odd number (that is why it is called odd parity).

If the host wants to send something to the device it pulls clock low for atleast 100 microseconds. This request can happen at any time even during frame transfer. After the 100 microseconds the data line is pulled low and the clock line is released, this is the begin of the start bit.

10.2 Using a PS/2 keyboard

For every key pressed the keyboard, it sends one or more scan-codes to the host. Sending data to the keyboard is necessary when you want to change one of the LEDs for Num-Lock, Caps-Lock or Scroll-Lock. Also the repeat rate (and delay before repeating) can be modified by sending commands to the keyboard. After each byte is send from the host, the keyboard responds with FA_h .

byte	command	comments
ED _h	Set/Reset LEDs	This command takes one argument byte bit0 Scroll-Lock LED (0=off, 1=on) bit1 Num-Lock LED (0=off, 1=on) bit2 Caps-Lock LED (0=off, 1=on) bit7..3 should be set to 0
EE _h	Echo	Keyboard responds with EE _h
F3 _h	Set typematic rate	Set key-repeat rate and delay before repeat starts. This command takes one argument byte (see next table).
F4 _h	Enable	Enable keyboard (after it was disabled with F6 _h)
F5 _h	Disable	Disables scanning and loads defaults
F6 _h	Set Defaults	Load default settings (10.9cps / 500ms key repeat) and selects scancode set 2
FE _h	Resend	Last byte is resend
FF _h	Reset	Load default settings and performs a self-test. Keyboard sends 0xAA after self-test completes or FC _h when there is an error.

10.3 PS/2 keyboard typematic

Following table show the bit allocations of the argument byte for the F3_h command.

bits4..0	Rate (cps)	bits4..0	Rate (cps)	bits4..0	Rate (cps)	bits4..0	Rate (cps)	bits6..5	delay
00 _h	30.0	08 _h	15.0	10 _h	7.5	18 _h	3.7	00	250 ms
01 _h	26.7	09 _h	13.3	11 _h	6.7	19 _h	3.3	01	500 ms
02 _h	24.0	0A _h	12.0	12 _h	6.0	1A _h	3.0	10	750 ms
03 _h	21.8	0B _h	10.9	13 _h	5.5	1B _h	2.7	11	1 second
04 _h	20.0	0C _h	10.0	14 _h	5.0	1C _h	2.5	bit 7 should be 0	
05 _h	18.5	0D _h	9.2	15 _h	4.6	1D _h	2.3		
06 _h	17.1	0E _h	8.6	16 _h	4.3	1E _h	2.1		
07 _h	16.0	0F _h	8.0	17 _h	4.0	1F _h	2.0		

10.4 PS/2 keyboard scan-codes

There are three different scancode sets that can be configured on PS/2 keyboards. The first set is for XT compatibility. The following tables describe the scancode set 2, which is the default set on all PS/2 keyboards. The third scancode set is almost never used and is therefore not described in this document.

key	make	break	key	make	break	key	make	break
A	1C _h	F0 _h 1C _h	Esc	76 _h	F0 _h 76 _h	Space	29 _h	F0 _h 29 _h
B	32 _h	F0 _h 32 _h	F1	05 _h	F0 _h 05 _h	Enter	5A _h	F0 _h 5A _h
C	21 _h	F0 _h 21 _h	F2	06 _h	F0 _h 06 _h	BkSp	66 _h	F0 _h 66 _h
D	23 _h	F0 _h 23 _h	F3	04 _h	F0 _h 04 _h	Tab	0D _h	F0 _h 0D _h
E	24 _h	F0 _h 24 _h	F4	0C _h	F0 _h 0C _h	Caps	58 _h	F0 _h 58 _h
F	2B _h	F0 _h 2B _h	F5	03 _h	F0 _h 03 _h	L Shift	12 _h	F0 _h 12 _h
G	34 _h	F0 _h 34 _h	F6	0B _h	F0 _h 0B _h	L Ctrl	14 _h	F0 _h 14 _h
H	33 _h	F0 _h 33 _h	F7	83 _h	F0 _h 83 _h	L Win	E0 _h 1F _h	E0 _h F0 _h 1F _h
I	43 _h	F0 _h 43 _h	F8	0A _h	F0 _h 0A _h	L Alt	11 _h	F0 _h 11 _h
J	3B _h	F0 _h 3B _h	F9	01 _h	F0 _h 01 _h	R Shift	59 _h	F0 _h 59 _h
K	42 _h	F0 _h 42 _h	F10	09 _h	F0 _h 09 _h	R Ctrl	E0 _h 14 _h	E0 _h F0 _h 14 _h
L	4B _h	F0 _h 4B _h	F11	78 _h	F0 _h 78 _h	R Win	E0 _h 27 _h	E0 _h F0 _h 27 _h
M	3A _h	F0 _h 3A _h	F12	07 _h	F0 _h 07 _h	R Alt	E0 _h 11 _h	E0 _h F0 _h 11 _h
N	31 _h	F0 _h 31 _h	0	45 _h	F0 _h 45 _h	Apps	E0 _h 2F _h	E0 _h F0 _h 2F _h
O	44 _h	F0 _h 44 _h	1	16 _h	F0 _h 16 _h	Num	77 _h	F0 _h 77 _h
P	4D _h	F0 _h 4D _h	2	1E _h	F0 _h 1E _h	KP 0	70 _h	F0 _h 70 _h
Q	15 _h	F0 _h 15 _h	3	26 _h	F0 _h 26 _h	KP 1	69 _h	F0 _h 69 _h
R	2D _h	F0 _h 2D _h	4	25 _h	F0 _h 25 _h	KP 2	72 _h	F0 _h 72 _h
S	1B _h	F0 _h 1B _h	5	2E _h	F0 _h 2E _h	KP 3	7A _h	F0 _h 7A _h
T	2C _h	F0 _h 2C _h	6	36 _h	F0 _h 36 _h	KP 4	6B _h	F0 _h 6B _h
U	3C _h	F0 _h 3C _h	7	3D _h	F0 _h 3D _h	KP 5	73 _h	F0 _h 73 _h
V	2A _h	F0 _h 2A _h	8	3E _h	F0 _h 3E _h	KP 6	74 _h	F0 _h 74 _h
W	1D _h	F0 _h 1D _h	9	46 _h	F0 _h 46 _h	KP 7	6C _h	F0 _h 6C _h
X	22 _h	F0 _h 22 _h	‘ ~	0E _h	F0 _h 0E _h	KP 8	75 _h	F0 _h 75 _h
Y	35 _h	F0 _h 35 _h	- _	4E _h	F0 _h 4E _h	KP 9	7D _h	F0 _h 7D _h
Z	1A _h	F0 _h 1A _h	=	55 _h	F0 _h 55 _h	KP .	71 _h	F0 _h 71 _h
; :	4C _h	F0 _h 4C _h	\	5D _h	F0 _h 5D _h	KP /	E0 _h 4A _h	E0 _h F0 _h 4A _h
’ ”	52 _h	F0 _h 52 _h	[{	54 _h	F0 _h 54 _h	KP *	7C _h	F0 _h 7C _h
, <	41 _h	F0 _h 41 _h] }	5B _h	F0 _h 5B _h	KP -	7B _h	F0 _h 7B _h
. >	49 _h	F0 _h 49 _h	/ ?	4A _h	F0 _h 4A _h	KP +	79 _h	F0 _h 79 _h
						KP Enter	6B _h	F0 _h 6B _h

key	make	break
Print Screen	E0 _h 12 _h E0 _h 7C _h	E0 _h F0 _h 7C _h E0 _h F0 _h 12 _h
Scroll	7E _h	F0 _h 7E _h
Pause	E1 _h 14 _h 77 _h E1 _h F0 _h 14 _h F0 _h 77 _h	- (no break code!)
Power	E0 _h 37 _h	E0 _h F0 _h 37 _h
Sleep	E0 _h 3F _h	E0 _h F0 _h 3F _h
Wake up	E0 _h 5E _h	E0 _h F0 _h 5E _h
Insert	E0 _h 70 _h	E0 _h F0 _h 70 _h
Delete	E0 _h 71 _h	E0 _h F0 _h 71 _h
Home	E0 _h 6C _h	E0 _h F0 _h 6C _h
End	E0 _h 69 _h	E0 _h F0 _h 69 _h
Page Up	E0 _h 7D _h	E0 _h F0 _h 7D _h
Page Down	E0 _h 7A _h	E0 _h F0 _h 7A _h
Up	E0 _h 75 _h	E0 _h F0 _h 75 _h
Left	E0 _h 6B _h	E0 _h F0 _h 6B _h
Down	E0 _h 72 _h	E0 _h F0 _h 72 _h
Right	E0 _h 74 _h	E0 _h F0 _h 74 _h

10.5 Using a PS/2 mouse

The mouse sends its data in packets. Such a packet is standard three bytes in size. However after reprogramming (with something called a knocking sequence) some mice can also transmit four or

five byte long packets. These extra bytes can give information about the scroll-wheel and extra buttons on the mouse. Here only the standard 3 byte protocol is described. Before the mouse sends any data to the host it needs to be in stream mode with data reporting enabled. The two commands EA_h and $F4_h$ can be used to switch the mouse in this mode. However if the current state of the mouse is unknown it might be better to send the reset command FF_h first. After reset the mouse is already in stream mode so sending the EA_h command is unnecessary. The host should wait for the self-test complete (AA_h) and ID (00_h) response codes before sending any additional commands.

byte	command	comments
$E6_h$	Set scaling 1:1	Default scaling. No processing is done on the X and Y deltas.
$E7_h$	Set scaling 1:2	Alternate scaling value. Some processing is done on the X and Y deltas, which implements speed dependent scaling.
$E9_h$	Status Request	Mouse responds with FA_h followed by a status packet. (See chapter 10.5.1)
EA_h	Set Stream Mode	Mouse responds with FA_h , resets its counters and enters stream mode.
EB_h	Read Data	Request a movement packet. Mouse responds with FA_h followed by a movement packet. (See chapter 10.5.2)
$F0_h$	Set Remote Mode	Mouse responds with FA_h , resets its counters and enters remote mode.
$F4_h$	Enable Data Reporting	Mouse acknowledges with FA_h and starts sending packets when mouse is moved or buttons are pressed.
$F5_h$	Disable Data Reporting	Mouse acknowledges with FA_h and stops transmitting movement data.
$F6_h$	Load Defaults	Load default values into the mouse.
FE_h	Resend	Request mouse to resend last data packet.
FF_h	Reset	Mouse responds with FA_h and resets. After reset it send AA_h (self-test complete) and its ID (normally 00_h). If the mouse detects a problem during self-test it responds with FC_h instead of AA_h .

10.5.1 Mouse status packet

The following packet is send when requested with command $E9_h$.

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 1	always 0	Mode	Enable	Scaling	always 0	Left Button	Middle Button	Right Button
Byte 2				Resolution				
Byte 3				Sample Rate				

L,M,R Buttons is 1=button pressed and 0=not pressed.

Scaling is 1=scaling 2:1, 0=scaling 1:1

Enable is 1=Data Reporting Enabled, 0=Data Reporting Disabled

Mode is 1=Remote Mode, 0=Stream Mode

10.5.2 Mouse movement packet

The following packet is send when the mouse is moved and data reporting is enabled (command $F4_h$) or when it is requested with command EB_h .

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Byte 1	Y overflow	X overflow	Y sign bit	X sign bit	always '1'	Middle Button	Right Button	Left Button
Byte 2					X Movement			
Byte 3					Y Movement			

L,M,R Buttons is 1=button pressed and 0=not pressed.

11 Accessing the SID chips

The two SID chips are accessible from both the 1k100 and 1k30, but only the 1k30 can generate the necessary 1 Mhz clock. So if the 1k100 is using the SID chips it must transfer the clock pulse to the 1k30 (most likely using one of the gb pins) or the 1k30 must recreate this clock itself from other timing information.

The SID chips are connected to address lines **A**_{4..0}, data lines **mdb**_{7..0} and the **WR** for selecting read (WR=1) or write (WR=0). During access the 1Mhz clock must have a duty cycle close to 50 percent. So each access takes about 500 ns. The chip-selects of the chips are controlled with cselect. The address, data and wr must be stable atleast 45 ns before the SID chip is selected with cselect. The select line must held active for a minimum of 300 ns in the period where **1mhz** signal is high. After releasing the select line all the other signals (address, data and wr) must be held stable for another 20 ns.

cslect	action	comments
0011 _b	SID 1	Read or write to first SID chip
0111 _b	SID 2	Read or write to second SID chip
1111 _b	nop	nothing selected (default)

11.1 POT X/Y

Following table shows the POT X/Y connections between the joystick connectors and the SID chips. Note that the X and Y inputs are swapped (this is true for both SIDs).

Source	SID connection
POT AX port 1 (J18 pin 9)	SID 1 potY (pin 23)
POT AY port 1 (J18 pin 5)	SID 1 potX (pin 24)
POT BX port 2 (J17 pin 9)	SID 2 potY (pin 23)
POT BY port 2 (J17 pin 5)	SID 2 potX (pin 24)

12 Cartridge port

TODO

12.1 BA mod

Due to a design issue the BA pin of the cartridge connector is not available on a FPGA pin. The "BA Mod" a small PCB modification solves this problem. Resistor R72 needs to be removed and a wire connected from the BA pin to the (previously unused) PCI connector. BA must be connected to data bit 1 on the PCI.

All new boards will be shipped with the patch already applied.

13 Pins and Signals

Clocks

Name	1K30	1K100	Ext.	Cart.	comments
sysclk	79	79	–	–	101 Mhz system clock
pclk	–	168	–	–	Clock for CPLD 7064
cpuclk	183	163	–	E	Clock for the cartridge port and 65816
dot-clock	80	16	–	6	C64 pixel clock, input only on 1k30
2mhz	184	–	–	–	Fixed 2Mhz clock derived from 101 Mhz
1mhz	150	–	–	–	Clock for the SID chips
clk14	–	–	55	–	14.31818 Mhz (extender)
clk28	–	–	126	–	28.37516 Mhz (extender)

Control signals

Name	1K30	1K100	Ext.	Cart.	comments
cselect[0]	29	169	–	–	
cselect[1]	30	170	–	–	
cselect[2]	31	172	–	–	
cselect[3]	27	173	–	–	
nreset	182	78	–	C	
wr	206	206	–	5	Write enable (0=write, 1=read)
cs	–	199	–	–	Chip select of the 128K SRAM (active low)

Cartridge control signals

Name	1K30	1K100	Ext.	Cart.	comments
exrom	–	166	–	9	
game	–	183	–	8	
dma	–	80	–	13	
ba	–	149	–	12	Requires the BA-Mod (see chapter 12.1)

Data and Address lines

Name	1K30	1K100	Ext.	Cart.	comments
mdb[0]	160	160	25	21	
mdb[1]	157	157	24	20	
mdb[2]	158	158	23	19	
mdb[3]	159	159	22	18	
mdb[4]	161	161	13	17	
mdb[5]	162	162	127	16	
mdb[6]	164	164	128	15	
mdb[7]	166	166	129	14	
a[0]	163	198	–	Y	
a[1]	167	197	–	X	
a[2]	168	196	–	W	
a[3]	169	195	–	V	
a[4]	25	193	–	U	
a[5]	–	192	–	T	
a[6]	–	191	–	S	
a[7]	–	190	–	R	

a[8]	-	189	-	P
a[9]	-	187	-	N
a[10]	-	186	-	M
a[11]	-	180	-	L
a[12]	-	179	-	K
a[13]	-	177	-	J
a[14]	-	176	-	H
a[15]	-	175	-	F
a[16]	-	202	-	-

I/O

Name	1K30	1K100	Ext.	Cart.	comments
keyb-clk	203	70	-	-	
keyb-dat	202	69	-	-	
mouse-clk	200	68	-	-	
mouse-dat	199	67	-	-	
ioshift	-	174	-	-	serial joystick data from CPLD

GBridge

Name	1K30	1K100	Ext.	Cart.	comments
gb[0]	36	87	-	-	
gb[1]	37	86	-	-	
gb[2]	38	85	-	-	
gb[3]	39	83	-	-	
gb[4]	40	75	-	-	
gb[5]	41	74	-	-	
gb[6]	44	73	-	-	
gb[7]	45	71	-	-	

Video (extender)

Name	1K30	1K100	Ext.	Cart.	comments
v-sync	197	-	39	-	On extender it is nVSync (negative logic)
h-sync	198	-	33	-	On extender it is nHSync (negative logic)
vid[0]	193	-	91	-	red[0] in bypass (input only on extender)
vid[1]	192	-	90	-	red[1] in bypass (input only on extender)
vid[2]	191	-	89	-	red[2] in bypass (input only on extender)
vid[3]	190	-	88	-	red[3] in bypass (input only on extender)
vid[4]	189	-	79	-	red[4] in bypass
vid[5]	187	-	76	-	grn[0] in bypass
vid[6]	186	-	71	-	grn[1] in bypass
vid[7]	180	-	68	-	grn[2] in bypass
vid[8]	179	-	66	-	grn[3] in bypass
vid[9]	177	-	60	-	grn[4] in bypass
vid[10]	176	-	58	-	grn[5] in bypass
vid[11]	175	-	54	-	blu[0] in bypass (input only on extender)
vid[12]	174	-	53	-	blu[1] in bypass (input only on extender)
vid[13]	173	-	52	-	blu[2] in bypass (input only on extender)
vid[14]	172	-	46	-	blu[3] in bypass
vid[15]	170	-	43	-	blu[4] in bypass
red[0]	-	-	86	-	
red[1]	-	-	85	-	
red[2]	-	-	83	-	
red[3]	-	-	80	-	
red[4]	-	-	77	-	

grn[0]	-	-	72	-
grn[1]	-	-	69	-
grn[2]	-	-	67	-
grn[3]	-	-	65	-
grn[4]	-	-	64	-
grn[5]	-	-	59	-
blu[0]	-	-	49	-
blu[1]	-	-	51	-
blu[2]	-	-	50	-
blu[3]	-	-	44	-
blu[4]	-	-	42	-

SDRAM on extender

Name	1K30	1K100	Ext.	Cart.	comments
sd_clk	-	-	99	-	SDRAM clock signal
sd_ras_n	-	-	32	-	Row address select
sd_cas_n	-	-	144	-	Column address select
sd_we_n	-	-	143	-	Write enable
sd_ba_0	-	-	31	-	Bank select bit 0
sd_ba_1	-	-	30	-	Bank select bit 1
sd_ldqm	-	-	142	-	Lower byte select (for sd_data[7..0])
sd_udqm	-	-	98	-	Upper byte select (for sd_data[15..8])
sd_data[0]	-	-	121	-	
sd_data[1]	-	-	125	-	
sd_data[2]	-	-	132	-	
sd_data[3]	-	-	133	-	
sd_data[4]	-	-	135	-	
sd_data[5]	-	-	136	-	
sd_data[6]	-	-	137	-	
sd_data[7]	-	-	141	-	
sd_data[8]	-	-	87	-	
sd_data[9]	-	-	106	-	
sd_data[10]	-	-	104	-	
sd_data[11]	-	-	101	-	
sd_data[12]	-	-	111	-	
sd_data[13]	-	-	113	-	
sd_data[14]	-	-	115	-	
sd_data[15]	-	-	120	-	
sd_addr[0]	-	-	8	-	
sd_addr[1]	-	-	7	-	
sd_addr[2]	-	-	6	-	
sd_addr[3]	-	-	4	-	
sd_addr[4]	-	-	119	-	
sd_addr[5]	-	-	114	-	
sd_addr[6]	-	-	112	-	
sd_addr[7]	-	-	110	-	
sd_addr[8]	-	-	103	-	
sd_addr[9]	-	-	105	-	
sd_addr[10]	-	-	28	-	
sd_addr[11]	-	-	100	-	

Various

Name	1K30	1K100	Ext.	Cart.	comments
power	28	-	-	-	Pull low to turn power off